欢迎访问ic37.com |
会员登录 免费注册
发布采购

IBM11S4325HM-70T 参数 Datasheet PDF下载

IBM11S4325HM-70T图片预览
型号: IBM11S4325HM-70T
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM Module, 4MX32, 70ns, CMOS]
分类和应用: 动态存储器内存集成电路
文件页数/大小: 22 页 / 209 K
品牌: IBM [ IBM ]
 浏览型号IBM11S4325HM-70T的Datasheet PDF文件第4页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第5页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第6页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第7页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第9页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第10页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第11页浏览型号IBM11S4325HM-70T的Datasheet PDF文件第12页  
IBM11S4325HP IBM11S2325HP  
IBM11S4325HM IBM11S2325HM  
2M/4M x 32 SO DIMM Module  
Write Cycle  
-60  
-6R  
-70  
Symbol  
Parameter  
Units Notes  
Min  
0
Max  
Min  
0
Max  
Min  
0
Max  
tWCS  
tWCH  
tWP  
Write Command Set Up Time  
Write Command Hold Time  
Write Command Pulse Width  
Write Command to RAS Lead Time  
Write Command to CAS Lead Time  
DIN Setup Time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
1
10  
10  
10  
10  
0
10  
10  
10  
10  
0
12  
12  
12  
12  
0
tRWL  
tCWL  
tDS  
tDH  
DIN Hold Time  
10  
10  
12  
1. tWCS is not a restrictive operating parameter. it is included in the data sheet as an electrical characteristic only. If  
WCS tWCS (min), the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire  
cycle. If the above set of conditions is not satisfied, the condition of the data out (at access time) is indeterminate.  
t
Read Cycle  
-60  
-6R  
-70  
Symbol  
Parameter  
Units Notes  
Min  
0
Max  
60  
15  
30  
Min  
0
Max  
60  
17  
30  
Min  
0
Max  
70  
20  
35  
tRAC  
tCAC  
tAA  
Access Time from RAS  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
1, 2, 3  
1, 3  
Access Time from CAS  
Access Time from Address  
Read Command Setup Time  
Read Command Hold Time to CAS  
Read Command Hold Time to RAS  
Column Address to RAS Lead Time  
CAS to Output in Low-Z  
2, 3  
tRCS  
tRCH  
tRRH  
tRAL  
tCLZ  
tCDD  
tOFF  
0
0
0
4
4
0
0
0
30  
0
30  
0
35  
0
3
CAS to DIN Delay Time  
15  
15  
15  
Output Buffer Turn-off Delay  
15  
15  
15  
5, 6  
1. Operation within the tRCD(max.) limit ensures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD  
is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC  
2. Operation within the tRAD(max.) limit ensures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD  
is greater than the specified tRAD(max.) limit, then access time is controlled by tAA  
.
.
3. Measured with the specified current load and 100pF at VOL = 0.8V and VOH = 2.0V.  
4. Either tRCH or tRRH must be satisfied for a read cycle.  
5. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.  
6. tOFF is referenced from the rising edge of RAS or CAS, which ever is last.  
©IBM Corporation. All rights reserved.  
Use is further subject to the provisions at the end of this document.  
75H1718  
SA14-4471-00  
Revised 4/96  
Page 8 of 21