IBM0165165B
IBM0165165P
ADVANCED
4M x 16 12/10 EDO DRAM
Hyper Page Mode Late Write Cycle
tRP
tRASP
VIH
RAS
VIL
tHPC
tCRP
tRCD
tCP
tCP
tRSH
tHCAS
VIH
tHCAS
tHCAS
UCAS
LCAS
VIL
tRAD
tASR tRAH
tCSH
tASC
tRAL
tCAH
tCAH
tASC
tCAH
tASC
VIH
VIL
Address
Row
Column 1
Column 2
Column N
tCWL
tCWL
tCWL
tWRH
tWRP
tRCS
tRCS
tRWL
tWP
tRCS
tWP
tWP
VIH
VIL
WE
NOTE 1
tOEH
tOEH
tOEH
VIH
VIL
OE
tOED
tDS
tDH
tOED
tDS
tDH
tOED
tDS
tDH
VIH
VIL
DIN
Hi-Z
Data In 1
Data In 2
Data In N
NOTE 1: Implementing WE at RAS time During a Read or Write Cycle is optional.
: “H” or “L”
Doing so will facilitate compatibility with future HPM DRAMs.
©IBM Corporation, 1996. All rights reserved.
Use is further subject to the provisions at the end of this document.
27H6253
SA14-4239-02
10/96
Page 19 of 31