欢迎访问ic37.com |
会员登录 免费注册
发布采购

HY57V283220T-7 参数 Datasheet PDF下载

HY57V283220T-7图片预览
型号: HY57V283220T-7
PDF下载: 下载PDF文件 查看货源
内容描述: 4银行X 1M X 32位同步DRAM [4 Banks x 1M x 32Bit Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 15 页 / 914 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号HY57V283220T-7的Datasheet PDF文件第4页浏览型号HY57V283220T-7的Datasheet PDF文件第5页浏览型号HY57V283220T-7的Datasheet PDF文件第6页浏览型号HY57V283220T-7的Datasheet PDF文件第7页浏览型号HY57V283220T-7的Datasheet PDF文件第9页浏览型号HY57V283220T-7的Datasheet PDF文件第10页浏览型号HY57V283220T-7的Datasheet PDF文件第11页浏览型号HY57V283220T-7的Datasheet PDF文件第12页  
HY57V283220(L)T(P) / HY5V22(L)F(P)  
DC CHARACTERISTICS II (DC operating conditions unless otherwise noted)  
Speed  
Parameter  
Symbol  
Test Condition  
Unit  
mA  
Note  
-5  
-55  
-6  
-7  
-H  
-8  
-P  
S
Burst length=1, One bank active  
tRC tRC(min), IOL=0mA  
Operating Current  
IDD1  
120  
120  
110  
100  
100  
100  
90  
90  
1
IDD2P  
CKE VIL(max), tCK = 10ns  
CKE VIL(max), tCK = ∞  
2
1
Precharge Standby Current  
in power down mode  
mA  
IDD2PS  
CKE VIH(min), CS VIH(min),  
tCK = 10ns Input signals are changed one  
time during 2clks. All other pins VDD-  
0.2V or 0.2V  
IDD2N  
14  
9
Precharge Standby Current  
in non power down mode  
mA  
mA  
CKE VIH(min), tCK = ∞  
Input signals are stable.  
IDD2NS  
IDD3P  
7
6
CKE VIL(max), tCK = 10ns  
CKE VIL(max), tCK = ∞  
Active Standby Current  
in power down mode  
IDD3PS  
CKE VIH(min), CS VIH(min),  
tCK = 10ns Input signals are changed  
one time during 2clks. All other pins  
VDD-0.2V or 0.2V  
IDD3N  
17  
13  
Active Standby Current  
in non power down mode  
mA  
CKE VIH(min), tCK = ∞  
Input signals are stable.  
IDD3NS  
CL=3  
230  
-
220  
-
200  
-
180  
-
180  
-
150  
-
130  
130  
140  
130  
130  
140  
ttCK tCK(min),  
IOL=0mA  
All banks active  
Burst Mode Operating  
Current  
IDD4  
IDD5  
IDD6  
mA  
mA  
mA  
1
CL=2  
Auto Refresh Current  
Self Refresh Current  
170  
160  
150  
140  
140  
140  
2
3
4
tRC tRC(min), All banks active  
CKE 0.2V  
2
0.8  
Note :  
1.IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open  
2.Min. of tRRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II  
3.HY57V283220T(P)(HY5V22F(P))-5/55/6/7/H/8/P/S  
4.HY57V283220LT(P)(HY5V22LF(P))-5/55/6/7/H/8/P/S  
Rev. 0.9 / July 2004  
8