欢迎访问ic37.com |
会员登录 免费注册
发布采购

HL14104 参数 Datasheet PDF下载

HL14104图片预览
型号: HL14104
PDF下载: 下载PDF文件 查看货源
内容描述: 现代电子工业系统IC事业部 [Hyundai Electronics Industries System IC Division]
分类和应用: 电子
文件页数/大小: 26 页 / 432 K
品牌: HYNIX [ HYNIX SEMICONDUCTOR ]
 浏览型号HL14104的Datasheet PDF文件第17页浏览型号HL14104的Datasheet PDF文件第18页浏览型号HL14104的Datasheet PDF文件第19页浏览型号HL14104的Datasheet PDF文件第20页浏览型号HL14104的Datasheet PDF文件第22页浏览型号HL14104的Datasheet PDF文件第23页浏览型号HL14104的Datasheet PDF文件第24页浏览型号HL14104的Datasheet PDF文件第25页  
HL15604  
13. Electrical Characteristics  
Absolute Maximum Rating at Ta=25¡ ,ÉVss = 0V  
Parameter  
Maximum supply voltage  
Symbol  
VDD max  
Vin1  
Vin2  
Vout1  
Condition  
Rating  
-0.3 to +7.0  
-0.3 to +7.0  
unit  
VDD  
CE,SCK,SI  
V
V
V
V
Input voltage  
OSC,KIN1 to KIN5, TEST,VCL1,2  
SO  
-0.3 to VDD+0.3  
-0.3 to +7.0  
Output voltage  
OSC, SEG1 to SEG41, COM1 to  
COM4, KS1 to KS6, P1 to P4  
Vout2  
-0.3 to VDD+0.3  
V
Iout1  
Iout2  
Iout3  
Iout4  
Pd max  
Topr  
SEG1 to SEG41  
COM1 to COM4  
KS1 to KS6  
300  
3
1
5
200  
uA  
mA  
mA  
mA  
mW  
¡ É  
¡ É  
Output current  
P1 to P4  
Allowable power dissipation  
Operating temperature  
Storage temperature  
Ta = 85¡ É  
-40 to +85  
-55 to +125  
Tstg  
Recommend operating ranges at Ta= -40¡ Éto +85¡ ,ÉVss = 0V  
Parameter  
Supply voltage  
Symbol  
VDD  
Condition  
min  
4.5  
typ  
max  
6.0  
unit  
V
VDD  
VCL1  
VCL2  
VIH1  
VIH2  
VIL  
VCL1  
VCL2  
CE,SCK,SI  
KIN1 to KIN5  
CE,SCK,SI,KIN1 to KIN5  
2/3VDD VDD  
1/3VDD VDD  
6.0  
V
V
V
V
Input voltage  
0.8VDD  
0.6VDD  
0
Input high level voltage  
Input low level voltage  
VDD  
0.2VDD  
V
Recommended external  
capacitance  
COSC  
OSC  
0
100  
pF  
Guaranteed oscillation range  
Data setup time  
Data hold time  
CE wait time  
CE setup time  
fOSC  
tds  
tdh  
tcp  
tcs  
tch  
t0H  
toL  
tr  
OSC  
30  
160  
160  
160  
160  
160  
160  
160  
55  
76  
KHz  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
SCK,SI  
SCK,SI  
CE,SCK  
CE,SCK  
CE,SCK  
SCK  
SCK  
CE,SCK,SI  
CE,SCK,SI  
CE hold time  
High level clock pulse width  
Low level clock pulse width  
Rise time  
160  
160  
Fall time  
tf  
SO,RPU = 4.7kW,  
CL = 10pF*  
SO output delay time  
SO rise time  
tdc  
tdr  
1.5  
1.5  
µs  
µs  
SO,RPU = 4.7kW,  
CL = 10pF*  
Note : *. Since SO is an open-drain output, these values depend on the resistance of the pull-up resistor RPU and  
load capacitance CL .  
21  
 复制成功!