欢迎访问ic37.com |
会员登录 免费注册
发布采购

HT46R47-H(18SOP) 参数 Datasheet PDF下载

HT46R47-H(18SOP)图片预览
型号: HT46R47-H(18SOP)
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, UVPROM, 8MHz, CMOS, PDSO18]
分类和应用: 可编程只读存储器LTE微控制器光电二极管
文件页数/大小: 42 页 / 296 K
品牌: HOLTEK [ HOLTEK SEMICONDUCTOR INC ]
 浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第2页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第3页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第4页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第5页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第7页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第8页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第9页浏览型号HT46R47-H(18SOP)的Datasheet PDF文件第10页  
HT46R47-H  
A.C. Characteristics  
Ta=25°C  
Test Conditions  
Conditions  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
Unit  
VDD  
VLVR~5.5V, LVR enabled  
400  
400  
0
4000  
8000  
4000  
8000  
130  
kHz  
kHz  
kHz  
kHz  
¾
¾
¾
¾
65  
¾
fSYS  
System Clock  
¾
3.3V~5.5V, LVR disabled  
VLVR~5.5V, LVR enabled  
fTIMER  
Timer I/P Frequency (TMR)  
¾
3.3V~5.5V, LVR disabled  
0
tWDTOSC  
tWDT1  
Watchdog Oscillator Period  
5V  
32  
215  
¾
¾
ms  
tWDTOSC  
Watchdog Time-out Period (RC)  
216  
¾
Watchdog Time-out Period  
(System Clock)  
217  
218  
tWDT2  
tSYS  
¾
¾
¾
tRES  
tSST  
tINT  
External Reset Low Pulse Width  
System Start-up Timer Period  
Interrupt Pulse Width  
1
¾
1
¾
¾
¾
¾
¾
¾
¾
¾
1024  
¾
¾
¾
¾
¾
¾
¾
ms  
*tSYS  
Wake-up from HALT  
¾
¾
¾
¾
ms  
ms  
tAD  
A/D Clock Period  
1
¾
tADC  
tADCS  
tAD  
tAD  
A/D Conversion Time  
A/D Sampling Time  
76  
¾
¾
32  
Note: *tSYS=1/fSYS  
Ta=125°C  
Test Conditions  
Conditions  
Symbol  
Parameter  
Min.  
Typ.  
Max.  
Unit  
VDD  
VLVR~5.5V, LVR enabled  
400  
400  
0
4000  
8000  
4000  
8000  
200  
kHz  
kHz  
kHz  
kHz  
¾
¾
fSYS  
System Clock  
¾
3.3V~5.5V, LVR disabled  
VLVR~5.5V, LVR enabled  
¾
fTIMER  
Timer I/P Frequency (TMR)  
¾
3.3V~5.5V, LVR disabled  
0
¾
tWDTOSC  
tWDT1  
Watchdog Oscillator Period  
5V  
60  
215  
110  
¾
¾
¾
ms  
tWDTOSC  
Watchdog Time-out Period (RC)  
216  
¾
Watchdog Time-out Period  
(System Clock)  
217  
218  
tWDT2  
tSYS  
¾
¾
¾
tRES  
tSST  
tINT  
External Reset Low Pulse Width  
System Start-up Timer Period  
Interrupt Pulse Width  
1
¾
1
¾
¾
¾
¾
¾
¾
¾
¾
1024  
¾
¾
¾
¾
¾
¾
¾
ms  
*tSYS  
Wake-up from HALT  
¾
¾
¾
¾
ms  
ms  
tAD  
A/D Clock Period  
1
¾
tADC  
tADCS  
tAD  
tAD  
A/D Conversion Time  
A/D Sampling Time  
76  
¾
¾
32  
Note: *tSYS=1/fSYS  
Rev. 1.30  
6
March 1, 2006  
 复制成功!