HT46R01/HT46R02/HT46R03
V
D
D
P
A
P
U
4
~
P
A
P
U
0
C
o
n
t
r
o
l
B
i
t
W
e
a
k
D
Q
D
a
t
a
B
u
s
P
u
l
l
-
u
p
P
A
4
/
T
M
R
1
/
P
W
M
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
C
K
Q
S
C
h
i
p
R
e
s
e
t
P
P
A
A
0
1
/
/
A
P
N
0
F
D
/
A
N
1
N
P
A
2
/
T
M
R
0
/
A
2
R
e
a
d
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
P
A
3
/
I
N
T
/
A
N
3
D
a
t
a
B
i
t
D
C
Q
Q
W
r
i
t
e
D
a
t
a
R
e
g
i
s
t
e
r
K
S
M
U
P
F
D
o
r
P
W
M
X
W
a
v
e
f
o
r
m
P
F
D
o
r
P
W
M
M
(
P
A
1
/
P
A
4
)
U
X
R
e
a
d
D
a
t
a
R
e
g
i
s
t
e
r
S
y
s
t
e
m
W
a
k
e
-
u
p
P
A
W
K
4
~
P
A
W
K
0
I
N
T
(
P
A
3
o
n
l
y
)
T
M
R
0
/
T
M
R
1
(
P
A
2
/
P
A
4
o
n
l
y
)
P
C
R
2
A
n
a
l
o
g
P
P
C
C
R
R
1
0
I
n
p
u
t
S
e
l
e
c
t
o
r
T
o
A
/
D
C
o
n
v
e
r
t
e
r
A
C
S
2
~
A
C
S
0
PA0~PA4 Input/Output Ports
V
D
D
P
A
P
U
5
,
P
A
P
U
6
C
o
n
t
r
o
l
B
i
t
W
e
a
k
D
a
t
a
B
u
s
D
Q
P
u
l
l
-
u
p
W
r
i
t
e
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
C
K
Q
S
C
h
i
p
R
e
s
e
t
P
A
5
/
O
S
C
2
R
e
a
d
C
o
n
t
r
o
l
R
e
g
i
s
t
e
r
P
A
6
/
O
S
C
1
D
a
t
a
B
i
t
O
s
c
i
l
l
a
t
o
r
D
C
Q
C
o
n
f
i
g
u
r
a
t
i
o
n
O
p
t
i
o
n
s
W
r
i
t
e
D
a
t
a
R
e
g
i
s
t
e
r
K
Q
S
M
S
c
h
m
i
t
t
T
r
i
g
g
e
r
I
n
p
u
t
U
X
R
e
a
d
D
a
t
a
R
e
g
i
s
t
e
r
O
s
c
i
l
l
a
t
o
r
C
i
r
c
u
i
t
S
y
s
t
e
m
W
a
k
e
-
u
p
P
A
W
K
5
/
P
A
W
K
6
PA5~PA6 Input/Output Ports
R
e
a
a
d
t
D
a
t
a
D
a
B
u
s
i
P
A
7
/
R
E
S
T
o
R
e
s
e
t
C
i
r
c
u
t
R
e
s
e
t
C
o
n
f
i
g
u
r
a
t
i
o
n
O
p
t
i
o
n
PA7 Input Port
Rev. 1.00
17
September 21, 2007