欢迎访问ic37.com |
会员登录 免费注册
发布采购

HMC1031MS8E 参数 Datasheet PDF下载

HMC1031MS8E图片预览
型号: HMC1031MS8E
PDF下载: 下载PDF文件 查看货源
内容描述: 整数N分频PLL时钟发生器 [CLOCK GENERATOR WITH INTEGER-N PLL]
分类和应用: 时钟发生器
文件页数/大小: 10 页 / 1102 K
品牌: HITTITE [ HITTITE MICROWAVE CORPORATION ]
 浏览型号HMC1031MS8E的Datasheet PDF文件第1页浏览型号HMC1031MS8E的Datasheet PDF文件第3页浏览型号HMC1031MS8E的Datasheet PDF文件第4页浏览型号HMC1031MS8E的Datasheet PDF文件第5页浏览型号HMC1031MS8E的Datasheet PDF文件第6页浏览型号HMC1031MS8E的Datasheet PDF文件第7页浏览型号HMC1031MS8E的Datasheet PDF文件第8页浏览型号HMC1031MS8E的Datasheet PDF文件第9页  
HMC1031MS8E
v00.0312
CLOCK GENERATOR WITH INTEGER-N PLL
0.1 - 500 MHz
Electrical Specifications
Parameter
Power supply Voltage
operating temperature
reference Frequency
VCo Frequency
Charge Pump Current
Input Voltage swing (reference &
VCo Inputs)
[2]
REF, VCO Input DC Bias
Input Duty Cycle
Charge Pump output range
exernally aC Coupled to the Chip.
0.5*VCC approximately
40
0.1
1.65
60
0.2 to VCC - 0.4 V typically
[3]
50
3.5
externally aC coupled
[1]
t
a
= +25 °C, VCC = 3.3 V, Unless otherwise specified.
Conditions
Min
2.7
-40
typ
3.3
27
Max
3.5
85
140
500
Units
V
°C
MHz
MHz
µa
Vpp
V
%
Input Impedance at 50 MHz
applicable to reF an VCo Input Pins.
3600
||
4
Ω||pF
Divide ratios
Phase noise
[4]
Floor Figure of Merit
Flicker Figure of Merit
Flicker noise at f
offset
Phase noise Floor at f
vcxo
with f
pd
supply Current
[5]
VCo/VCXo Feedback Divider
1/5/10
Divide-by 10
-212
-254
-208
-252
-204
-248
dBc/Hz
dBc/Hz
dBc/Hz
dBc/Hz
Pn
flick
= Flicker FoM +20log(f
vcxo
) -10log(f
offset
)
Pn
floor
= Floor FoM + 10log(f
pd
) +20log(f
vcxo
/f
pd
)
100 MHz reF=VCXo, 3.3 V VCC
3.0 V VCC, 25 °C
3.3 V VCC, 85 °C
3.6 V VCC, 85°C
CMos output level
1.95
0.05
0.8
1
3
ma
ua
ua
ua
ma
Power Down Current
[6]
[D0,D1 = 00]
lock Detect output Current
[1] the lower limit of operation is limited by off-chip aC coupling. the size of the aC coupling should be chosen to have insignificant impedance
relative to the 3.6kohm input impedance of the part, and any termination impedances on the evaluation board (50ohm by default).
[2]reF and VCo inputs should be aC coupled to HMC1031Ms8e. Peak Input level should not exceed VCC+0.4 V with respect to GnD.
[3] Pll may lock in the voltage range of 0.2 to VCC - 0.4 V. However, the charge pump gain may be reduced. see Figure 9 CP Compliance
[4] see Figure 15, 16 for addional Flicker FoM and Floor FoM data.
[5]
See Figure 10 for additional supply current data. Base Frequency 100MHz, Base VCC: 3.3V, 0.8 to 1mA/V, Base PFD current: 1.8 mA, 8 μA/
MHz Base DIV current: 1.15mA, 15 μA/MHz. For example, the device current for a 10 MHz ref and 50 MHz VCO at 3.0 V VCC can be calculated as
PFD Current delta = (10-100)*8e-6 = -0.72, DIV current delta = (50-100)*15e-6=-0.75 ma, Device current = (1.8-0.72)+(1.15-0.75)=1.48 ma at 3.3V
VCC
at 3 V VCC device current would be approx: 1.48 - 0.85e-3*(3.3-3.0) = 1.225 ma
[6] In Power down mode, the reF/VCo inputs and charge pump outputs are tri-stated. the power down leakage current is measured without any
signal applied to HMC1031Ms8e.
For price, delivery and to place orders: Hittite Microwave Corporation, 2 Elizabeth Drive, Chelmsford, MA 01824
Phone: 978-250-3343
Fax: 978-250-3373
Order On-line at www.hittite.com
Application Support: Phone: 978-250-3343 or apps@hittite.com
CloCk Generators - sMt
2