HSP3824
CONFIGURATION REGISTER 3 ADDRESS (0Ch) MODEM CONFIGURATION REGISTER D (Continued)
Bit 6, 5
These control bits combined are used to select the number of chips per symbol used in the I and Q transmit paths (see
table below).
CHIPS PER
BIT 6
BIT 5
11
13
15
16
0
0
1
1
0
1
0
1
Bit 4, 3
These control bits are used to select the divide ratio for the transmit chip clock timing.
NOTE: The value of N is determined by the following equation: Symbol Rate = MCLK/(N x Chips per symbol)
MASTER
N = 2
BIT 4
BIT 3
0
0
1
1
0
1
0
1
N = 4
N = 8
N = 16
Bit 2
Bit 1
Bit 0
This control bit is used to select the origination of Preamble/Header information.
Logic 1: The HSP3824 generates the Preamble and Header internally by formatting the programmed header
information and generating a TX_RDY to indicate the beginning of the data packet.
Logic 0: Accepts the Preamble/Header information from an externally generated source.
This control bit is used to indicate the signal modulation type for the transmitted data packet. When configured for mode
0 header, or mode 3 and external header, this bit is ignored. See Register 0 bits 4 and 3.
Logic 1 = DBPSK modulation for data packet.
Logic 0 = DQPSK modulation for data packet.
This control bit is used to indicate the signal modulation type for the received data packet Used only with header modes
1 and 2. See register 2 bits 1 and 0.
Logic 1 = DBPSK.
Logic 0 = DQPSK.
CONFIGURATION REGISTER 4 ADDRESS (10h) INTERNAL TEST REGISTER A
Bit 7 - 0
These control bits are used to direct various internal signals to test port output pins. These internal signals are moni-
tored to fault isolate the device at manufacturing testing. During normal operation, the value 0h is recommended. This
will result to the following signals becoming available at the output test pins of the device:
Pin 46 (TEST7): Carrier Sense (CRS), a Logic 1 indicates PN lock.
Pin 45 (TEST6): Energy Detect (ED), a Logic 1 indicates that there is energy detected in the channel. The ED goes
active when the RSSI exceeds the threshold level programmed by the user.
Pin 1 (TEST_CK): PN clock.
CONFIGURATION REGISTER 5 ADDRESS (14h,18h) INTERNAL TEST REGISTER B
Bits 7 - 0
Bit 7
These bits need to be programmed to 0h. They are used for manufacturing test only.
CONFIGURATION REGISTER 7 ADDRESS (1Ch) MODEM STATUS REGISTER A
This bit indicates the status of the TX_RDY output pin. TX_RDY is used only when the HSP3824 generates the Pre-
amble/Header data internally.
Logic 1: Indicates that the HSP3824 has completed transmitting Preamble header information and is ready to accept
data from the external source (i.e. MAC) to transmit.
Logic 0: Indicates that the HSP3824 is in the process of transmitting Preamble Header information.
Bit 6
This status bit indicates the antenna selected by the device.
Logic 0: Antenna A is selected.
Logic 1: Antenna B is selected.
29
HARRIS [ HARRIS CORPORATION ]
