欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS816036BGT-250IV 参数 Datasheet PDF下载

GS816036BGT-250IV图片预览
型号: GS816036BGT-250IV
PDF下载: 下载PDF文件 查看货源
内容描述: 1M ×18 , 512K ×32 , 512K ×36 18MB同步突发静态存储器 [1M x 18, 512K x 32, 512K x 36 18Mb Sync Burst SRAMs]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 23 页 / 984 K
品牌: GSI [ GSI TECHNOLOGY ]
 浏览型号GS816036BGT-250IV的Datasheet PDF文件第5页浏览型号GS816036BGT-250IV的Datasheet PDF文件第6页浏览型号GS816036BGT-250IV的Datasheet PDF文件第7页浏览型号GS816036BGT-250IV的Datasheet PDF文件第8页浏览型号GS816036BGT-250IV的Datasheet PDF文件第10页浏览型号GS816036BGT-250IV的Datasheet PDF文件第11页浏览型号GS816036BGT-250IV的Datasheet PDF文件第12页浏览型号GS816036BGT-250IV的Datasheet PDF文件第13页  
Preliminary  
GS8160xxBT-xxxV  
Synchronous Truth Table  
Operation  
State  
Address  
Used  
2
3
4
Diagram  
E1  
ADSP ADSC ADV  
E
W
DQ  
5
Key  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Deselect Cycle, Power Down  
Read Cycle, Begin Burst  
None  
None  
X
X
H
L
X
X
L
L
X
L
X
X
X
X
X
X
L
X
X
X
X
F
T
F
F
T
T
F
F
T
T
High-Z  
F
F
T
T
T
X
X
X
X
X
X
X
X
High-Z  
None  
X
L
L
H
L
High-Z  
External  
External  
External  
Next  
R
X
L
Q
Q
D
Q
Q
D
D
Q
Q
D
D
Read Cycle, Begin Burst  
Write Cycle, Begin Burst  
Read Cycle, Continue Burst  
Read Cycle, Continue Burst  
Write Cycle, Continue Burst  
Write Cycle, Continue Burst  
Read Cycle, Suspend Burst  
Read Cycle, Suspend Burst  
Write Cycle, Suspend Burst  
Write Cycle, Suspend Burst  
R
L
L
X
H
X
H
H
H
H
X
H
X
H
X
H
X
W
L
CR  
CR  
CW  
CW  
H
H
H
H
H
H
H
H
Next  
L
Next  
L
Next  
L
Current  
Current  
Current  
Current  
H
H
H
H
Notes:  
1. X = Don’t Care, H = High, L = Low  
2. E = T (True) if E2 = 1 and E3 = 0; E = F (False) if E2 = 0 or E3 = 1  
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.  
4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown  
as “Q” in the Truth Table above).  
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish  
basic synchronous or synchronous burst operations and may be avoided for simplicity.  
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.  
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.  
Rev: 1.01 5/2006  
9/23  
© 2004, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.