欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1574A 参数 Datasheet PDF下载

GS1574A图片预览
型号: GS1574A
PDF下载: 下载PDF文件 查看货源
内容描述: GS1574A HD - LINX -R II自适应电缆均衡器 [GS1574A HD-LINX-R II Adaptive Cable Equalizer]
分类和应用:
文件页数/大小: 16 页 / 344 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1574A的Datasheet PDF文件第7页浏览型号GS1574A的Datasheet PDF文件第8页浏览型号GS1574A的Datasheet PDF文件第9页浏览型号GS1574A的Datasheet PDF文件第10页浏览型号GS1574A的Datasheet PDF文件第12页浏览型号GS1574A的Datasheet PDF文件第13页浏览型号GS1574A的Datasheet PDF文件第14页浏览型号GS1574A的Datasheet PDF文件第15页  
GS1574A Data Sheet  
4. Detailed Description  
The GS1574A is a high speed BiCMOS IC designed to equalize serial digital  
signals.  
The GS1574A can equalize both HD and SD serial digital signals, and will typically  
equalize greater than 140m of Belden 1694A cable at 1.485Gb/s and 350m at  
270Mb/s.  
The GS1574A is powered from a single +3.3V power supply and consumes  
approximately 215mW of power.  
4.1 Serial Digital Inputs  
The serial data signal may be connected to the input pins (SDI/SDI) in either a  
differential or single ended configuration. AC coupling of the inputs is  
recommended, as the SDI and SDI inputs are internally biased at approximately  
1.8V.  
4.2 Cable Equalization  
The input signal passes through a variable gain equalizing stage whose frequency  
response closely matches the inverse of the cable loss characteristic. In addition,  
the variation of the frequency response with control voltage imitates the variation  
of the inverse cable loss characteristic with cable length.  
The edge energy of the equalized signal is monitored by a detector circuit which  
produces an error signal corresponding to the difference between the desired edge  
energy and the actual edge energy. This error signal is integrated by both an  
internal and an external AGC filter capacitor providing a steady control voltage for  
the gain stage. As the frequency response of the gain stage is automatically varied  
by the application of negative feedback, the edge energy of the equalized signal is  
kept at a constant level which is representative of the original edge energy at the  
transmitter. The equalized signal is also DC restored, effectively restoring the logic  
threshold of the equalized signal to its correct level independent of shifts due to AC  
coupling. The digital output signals have a nominal voltage of 750mV differential,  
pp  
or 375mV single ended when terminated with 50Ω as shown in Figure 4-1.  
pp  
33416 - 5 March 2006  
11 of 16