欢迎访问ic37.com |
会员登录 免费注册
发布采购

GS1561-CFE3 参数 Datasheet PDF下载

GS1561-CFE3图片预览
型号: GS1561-CFE3
PDF下载: 下载PDF文件 查看货源
内容描述: GS1560A / GS1561 HD - LINX -R II双率解串器 [GS1560A/GS1561 HD-LINX-R II Dual-Rate Deserializer]
分类和应用: 存储静态存储器
文件页数/大小: 80 页 / 1307 K
品牌: GENNUM [ GENNUM CORPORATION ]
 浏览型号GS1561-CFE3的Datasheet PDF文件第42页浏览型号GS1561-CFE3的Datasheet PDF文件第43页浏览型号GS1561-CFE3的Datasheet PDF文件第44页浏览型号GS1561-CFE3的Datasheet PDF文件第45页浏览型号GS1561-CFE3的Datasheet PDF文件第47页浏览型号GS1561-CFE3的Datasheet PDF文件第48页浏览型号GS1561-CFE3的Datasheet PDF文件第49页浏览型号GS1561-CFE3的Datasheet PDF文件第50页  
GS1560A/GS1561 Data Sheet  
3.8.3 Status Signal Outputs  
In DVB-ASI mode, the DOUT19 and DOUT18 pins will be configured as DVB-ASI  
status signals SYNCOUT and WORDERR respectively.  
SYNCOUT will be HIGH whenever a K28.5 sync character is present on the output.  
This output may be used to drive the write enable signal of an external FIFO, thus  
providing a means of removing the K28.5 sync characters from the data stream.  
Parallel DVB-ASI data may then be clocked out of the FIFO at some rate less than  
27MHz. See Figure 3-4.  
WORDERR will be high whenever the device has detected a running disparity error  
or illegal code word.  
AOUT ~ HOUT  
DDI  
DDI  
TS  
8
8
FIFO  
FE  
GS1560A / GS1561  
FF  
WORDERR  
WORDERR  
PCLK = 27MHz  
SYNCOUT  
CLK_IN  
WE  
READ_CLK  
<27MHz  
CLK_OUT  
Figure 3-4: DVB-ASI FIFO Implementation Using The GS1560A  
3.9 Data Through Mode  
The GS1560A/GS1561 may be configured by the application layer to operate as a  
simple serial-to-parallel converter. In this mode, the device presents data to the  
output data bus without performing any decoding, descrambling or  
word-alignment.  
Data through mode is enabled only when the MASTER/SLAVE, SMPTE_BYPASS,  
and DVB_ASI input pins are set LOW. Under these conditions, the lock detection  
algorithm enters PLL lock mode, (see Lock Detect on page 35), such that the  
device may reclock data not conforming to SMPTE or DVB-ASI streams. The  
LOCKED pin will indicated analog lock.  
When operating in master mode, the GS1560A/GS1561 will set the  
SMPTE_BYPASS and DVB_ASI signals to logic LOW if presented with a data  
stream without SMPTE TRS ID words or DVB-ASI sync words. The LOCKED and  
data bus outputs will be forced LOW and the serial digital loop-through output  
(GS1560A only) will be a buffered version of the input.  
3.10 Additional Processing Functions  
The GS1560A/GS1561 contains an additional data processing block which is  
available in SMPTE mode only, (see SMPTE Functionality on page 38).  
27360 - 8 September 2005  
46 of 80  
 复制成功!