GL850G USB 2.0 Low-Power HUB Controller
HUB Interface
GL850G
48Pin#
Pin Name
I/O Type
Description
42,40,
30,28
43,41,
31,29
I_5V Active low. Over current indicator for DSPORT1~4
OVCUR1~4#
PWREN1~4#
(pu)
O
OVCUR1# is the only over current flag for GANG mode.
Active low. Power enable output for DSPORT1~4
PWREN1# is the only power-enable output for GANG mode.
1,3,4:O Green LED indicator for DSPORT1~4
45,35,
32,23
PGREEN1~4
2:B
(pd)
*GREEN[1~2] are also used to access the external EEPROM
For detailed information, please refer to Chapter 5.
Amber LED indicator for DSPORT1~4
*Amber[1~2] are also used to access the external EEPROM
For detailed information, please refer to Chapter 5.
0: GL850G is bus-powered.
46,36,
33,24
O
(pd)
PAMBER1~4
PSELF
37
I_5V
1: GL850G is self-powered.
This pin is default put in input mode after power-on reset.
Individual/gang mode is strapped during this period. After the
strapping period, this pin will be set to output mode, and then
output high for normal mode.
PGANG
39
B
When GL850G is suspended, this pin will output low.
*For detailed explanation, please see Chapter 5
Gang
Individual
input:1, output: 0@normal, 1@suspend
input:0, output: 1@normal, 0@suspend
Clock and Reset Interface
GL850G
48Pin#
14
Pin Name
I/O Type
Description
X1
X2
I
12MHz crystal clock input.
15
O
12MHz crystal clock output.
Active low. External reset input, default pull high 10KΩ.
When RESET# = low, whole chip is reset to the initial state.
RESET#
26
I_5V
System Interface
GL850G
48Pin#
Pin Name
I/O Type
Description
I
(pd)
0: Normal operation.
1: Chip will be put in test mode.
TEST
27
Power / Ground
GL850G
48Pin#
Pin Name
I/O Type
Description
1,7,12,
16,19
AVDD
AGND
P
P
3.3V analog power input for analog circuits.
Analog ground input for analog circuits.
2,8,13,
20
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 11
GENESYS [ GENESYS LOGIC ]
