GL850G USB 2.0 Low-Power HUB Controller
3.2 Pin List
Table 3.1 GL850G 48 Pin List
Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type Pin# Pin Name Type
1
2
AVDD
AGND
P
P
13 AGND
14 X1
P
I
25 DVDD
P
37 PSELF
I_5V 38 DVDD
39 PGANG
I_5V
P
26 RESET#
3
4
DM0
DP0
B
B
15 X2
O
P
27 TEST
I
B
16 AVDD
28 OVCUR4# I_5V 40 OVCUR2# I_5V
5
6
7
8
DM1
B
B
P
P
17 DM3
18 DP3
B
B
P
P
29 PWREN4#
O
41 PWREN2#
O
DP1
30 OVCUR3# I_5V 42 OVCUR1# I_5V
AVDD
AGND
19 AVDD
20 AGND
31 PWREN3#
32 PGREEN3
O
O
43 PWREN1#
44 DVDD
O
P
9
DM2
B
B
B
P
21 DM4
B
B
O
O
33 PAMBER3
34 DVDD
O
P
45 PGREEN1
46 PAMBER1
47 V5
O
O
P
10 DP2
22 DP4
11 RREF
12 AVDD
23 PGREEN4
24 PAMBER4
35 PGREEN2
36 PAMBER2
B
O
48 V33
P
3.3 Pin Descriptions
Table 3.3 - Pin Descriptions
USB Interface
GL850G
Pin Name
I/O Type
Description
48Pin#
3,4
DM0,DP0
DM1,DP1
DM2,DP2
DM3,DP3
DM4,DP4
B
B
B
B
B
USB signals for USPORT
USB signals for DSPORT1
USB signals for DSPORT2
USB signals for DSPORT3
USB signals for DSPORT4
5,6
9,10
17,18
21,22
A 680Ω resister must be connected between RREF and analog
ground (AGND).
RREF
11
B
Note: USB signals must be carefully handled in PCB routing. For detailed information, please refer to
GL850G Design Guideline.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 10
GENESYS [ GENESYS LOGIC ]
