MB90480/485 Series
(2) Block Diagram
PWCR read
Error detection
ERR
Internal clock (machine clock/4)
PWCR
16
Reload
Data transfer
Overflow
16
16-bit up count timer
22
23
Clock
Clock divider
Timer clear
CKS1/CKS0
Count enable
Control circuit
Divider clear
Start edge selection
Dividing ON/OFF
Completion edge selection
Start of
Input
waveform
comparator
PWC0
PWC1
measurement
edge
Edge detection
Completion of
measurement edge
PIS0/PIS1
Completion of
8-bit divider
measurement interrupt request
CKS0/
CKS1
ERR
Overflow interrupt request
PWCSR
2
Dividing ratio selection
15
DIVR
64
FUJITSU [ FUJITSU ]
