欢迎访问ic37.com |
会员登录 免费注册
发布采购

EOB2UV6482B-60TG-S 参数 Datasheet PDF下载

EOB2UV6482B-60TG-S图片预览
型号: EOB2UV6482B-60TG-S
PDF下载: 下载PDF文件 查看货源
内容描述: [EDO DRAM Module, 2MX64, 60ns, CMOS, PDMA144]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 8 页 / 111 K
品牌: FUJITSU [ FUJITSU COMPONENT LIMITED. ]
 浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第1页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第2页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第3页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第4页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第5页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第7页浏览型号EOB2UV6482B-60TG-S的Datasheet PDF文件第8页  
July 1997
Revision 1.0
EOB2UV6482B-60TG-S
Notes:
1.
2.
3.
4.
5.
6.
7.
8.
9.
An initial pulse of at least 200
µ
s is required after power-up followed by a minimum of eight RAS* cycles before device operation
is achieved.
V
IH
(min.) and V
IL
(max.) are reference levels for measuring timing of input signals. Transition times are measured between V
IH
(min.) and V
IL
(max.) and are assumed to be 5 ns for all inputs.
Measure with a load equivalent to 2 TTL loads and 100pF.
Operation within the t
RCD
(max.) limit ensures that t
RAC
(max.) limit can be met; t
RCD
(max.) is specified as a reference point
only. If t
RCD
is greater than the specified t
RCD
(max) limit, then access time is controlled exclusively by t
CAC
.
Assumes that t
RCD
t
RAD
(max.).
This parameter defines the time at which the output achieves open circuit condition and is not referenced to V
OH
or V
OL
.
t
WCS
is non restrictive operating parameter. It is included in the data sheet as an electrical characteristic only. If t
WCS
t
WCS
(min.)
the cycle is an early write cycle and the data out pin will remain at high impedance for the duration of the cycle.
Either t
RCH
or t
RRH
must be satisfied for a read cycle.
These parameters are referenced to the CAS* leading edge in early write cycles.
10. Operation within the t
RAD
(max.) limit ensures that t
RAC
(max.) limit can be met. t
RAD
(max.) is specified as a reference point only.
If t
RAD
is greater than the specified t
RAD
(max.) limit, then access time is controlled by t
AA
.
11. Access time is determined by the longer of t
AA
, t
CAC
, or t
ACP
.
12. t
RASC
defines RAS* pulse width in fast page mode cycles.
Physical Dimensions
144-pin 3.3V SODIMM
Front View
2.661
2.503
0.158x2
1.000
0.787
0.236
0.160
max.
1
143
∅070x2
0.913
Datum
1.291
0.181
0.098
0.083
0.031
144
0.130
0.040
±±0.004
0.145
2
Back View
( All dimensions are in inches with 0.005" tolerance unless otherwise specified)
6
Fujitsu Microelectronics, Inc./Fujitsu Mikroelektronik GmbH