欢迎访问ic37.com |
会员登录 免费注册
发布采购

VNC2-32Q1B 参数 Datasheet PDF下载

VNC2-32Q1B图片预览
型号: VNC2-32Q1B
PDF下载: 下载PDF文件 查看货源
内容描述: 的Vinculum - II嵌入式双USB主机控制器IC [VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC]
分类和应用: 控制器
文件页数/大小: 90 页 / 1976 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号VNC2-32Q1B的Datasheet PDF文件第63页浏览型号VNC2-32Q1B的Datasheet PDF文件第64页浏览型号VNC2-32Q1B的Datasheet PDF文件第65页浏览型号VNC2-32Q1B的Datasheet PDF文件第66页浏览型号VNC2-32Q1B的Datasheet PDF文件第68页浏览型号VNC2-32Q1B的Datasheet PDF文件第69页浏览型号VNC2-32Q1B的Datasheet PDF文件第70页浏览型号VNC2-32Q1B的Datasheet PDF文件第71页  
Document No.: FT_000138
VINCULUM-II EMBEDDED DUAL USB HOST CONTROLLER IC Datasheet
Version -
1.2
Clearance No.: FTDI#
143
The user can also select the initial state of each of the PWM outputs (HI or LOW). PWM outputs can also
be enabled continuously or a cycle can be repeated 1..255 times. The PWM cycle can be started by the
PWM driver or externally using a trigger input.
6.10 General Purpose Input Output
VNC2 provides up to 40 configurable Input/Output pins depending on the package. The Input/Output pins
are connected to Ports A through E. These ports are controlled by the VNC2 CPU. All ports are
configurable to be either inputs or outputs and allow level or edge driven interrupts to be generated.
To simplify the use of the 40 available GPIO signals, they have been grouped into 5 "ports", identified as
A, B, C, D and E. Each port is 1 byte wide and the RTOS drivers will allow each port to be individually
accessed.
Each GPIO signal is mapped on to a bit of the port value. For example, gpio[A0] is the least significant
bit of the value read from or written to GPIO port A. Similarly, gpio[A7] is the most significant bit of the
value read from or written to GPIO port A (see
Each pin can be individually configured as input or output. GPIO port A supports an interrupt that can be
used to detect a state change of any of its 8 pins. Port B features a more sophisticated set of 4
configurable interrupts that can be associated with individual pins and supports several conditions such
as positive edge, negative edge, high or low.
gpio[A0]
gpio[A1]
gpio[A2]
gpio[A3]
gpio[A4]
gpio[A5]
gpio[A6]
gpio[A7]
gpio[C0]
gpio[C1]
gpio[C2]
gpio[E0]
gpio[E1]
gpio[E2]
PORT A
gpio[C3]
gpio[C4]
gpio[C5]
gpio[C6]
gpio[C7]
PORT C
gpio[E3]
gpio[E4]
gpio[E5]
gpio[E6]
gpio[E7]
PORT E
gpio[B0]
gpio[B1]
gpio[B2]
gpio[B3]
gpio[B4]
gpio[B5]
gpio[B6]
gpio[B7]
gpio[D0]
gpio[D1]
gpio[D2]
PORT B
gpio[D3]
gpio[D4]
gpio[D5]
gpio[D6]
gpio[D7]
PORT D
Figure 6-25 GPIO Port Groups
Copyright © 2010 Future Technology Devices International Limited
67