欢迎访问ic37.com |
会员登录 免费注册
发布采购

V2DIP2-48 参数 Datasheet PDF下载

V2DIP2-48图片预览
型号: V2DIP2-48
PDF下载: 下载PDF文件 查看货源
内容描述: 设计,让使用VNC2-48Q IC设计快速发展 [Designed to allow rapid development of designs using the VNC2-48Q IC]
分类和应用:
文件页数/大小: 25 页 / 957 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号V2DIP2-48的Datasheet PDF文件第13页浏览型号V2DIP2-48的Datasheet PDF文件第14页浏览型号V2DIP2-48的Datasheet PDF文件第15页浏览型号V2DIP2-48的Datasheet PDF文件第16页浏览型号V2DIP2-48的Datasheet PDF文件第18页浏览型号V2DIP2-48的Datasheet PDF文件第19页浏览型号V2DIP2-48的Datasheet PDF文件第20页浏览型号V2DIP2-48的Datasheet PDF文件第21页  
Document Reference No.: FT_000237  
V2DIP2-48 VNC2-48 Development Module Datasheet Version 1.01  
Clearance No.: FTDI# 152  
`
In synchronous mode data can be transmitted to and from the FIFO module on each clock edge. An  
external device synchronises to the CLKOUT output and it also has access to the output enable OE# input  
to control data flow. An external device should drive output enable OE# low before pulling RD# line  
down.  
When bursts of data are to be read from the module RD# should be kept low. RXF# remains low when  
there is still data to be read. Similarly when bursts of data are to be written to the module WR# should  
be kept low. TXE# remains low when there is still space available for the data to be written  
Copyright © 2010 Future Technology Devices International Limited  
16