欢迎访问ic37.com |
会员登录 免费注册
发布采购

FT260Q-R 参数 Datasheet PDF下载

FT260Q-R图片预览
型号: FT260Q-R
PDF下载: 下载PDF文件 查看货源
内容描述: [HID-class USB to UART/I2C Bridge IC]
分类和应用:
文件页数/大小: 61 页 / 2411 K
品牌: FTDI [ FUTURE TECHNOLOGY DEVICES INTERNATIONAL LTD. ]
 浏览型号FT260Q-R的Datasheet PDF文件第16页浏览型号FT260Q-R的Datasheet PDF文件第17页浏览型号FT260Q-R的Datasheet PDF文件第18页浏览型号FT260Q-R的Datasheet PDF文件第19页浏览型号FT260Q-R的Datasheet PDF文件第21页浏览型号FT260Q-R的Datasheet PDF文件第22页浏览型号FT260Q-R的Datasheet PDF文件第23页浏览型号FT260Q-R的Datasheet PDF文件第24页  
FT260 HID-CLASS USB TO UART/I2C BRIDGE IC  
Version 1.1  
Document No.: FT_001272 Clearance No.: FTDI#484  
5.2.3 I2C Slave Address  
The FT260 is configured as a USB to I²C master bridge and is able to issue any value of 7-bits slave  
address. Users can issue I2C commands towards an I2C slave device to read or write data via the  
applications defined in USB host side. For details, refer to the FT260 Application Notes.  
When the FT260 is powered up, the I2C master controller will start to scan the external I2C device. The  
scanning address range is from 50h to 57h for the types of EEPROM. For further details refer to section  
9.2.  
5.2.4 I2C Timing  
Figure 5.2 I2C Bus Timing  
Parameter  
T0@12MHz  
T0@24MHz  
T0@48MHz  
T1@SM/HM  
Min(ns)  
Typ(ns)  
83.333  
Max(ns)  
Description  
T0 is the period when operating clock=12MHz  
T0 is the period when operating clock=24MHz  
T0 is the period when operating clock=48MHz  
41.666  
20.833  
16*T0  
8*(1+N)*T0  
SCK Period when I2C as master with standard speed  
mode(SM) and HS speed mode  
T1@FM/HM  
12*T0  
8*T0  
4*T0  
6*(1+N)*T0  
4*(1+N)*T0  
2*(1+N)*T0  
2*(1+N)*T0  
2*(1+N)*T0  
SCK Period when I2C as master with FM, FM+ speed  
mode  
T2  
T2  
T3  
T4  
T5  
SCK high pulse width when I2C as master with  
standard speed mode(SM) and HS speed mode  
SCK high pulse width when I2C as master with FM,  
FM+ speed mode  
SDA output setup time to SCL rising edge when I2C as  
master  
SDA output hold time to SCL falling edge when I2C as  
master  
>=0  
input setup time requirement from SDA to SCL rising  
edge when I2C as master  
Copyright © Future Technology Devices International Limited  
20  
 
 复制成功!