欢迎访问ic37.com |
会员登录 免费注册
发布采购

MPC8378ECVRALGA 参数 Datasheet PDF下载

MPC8378ECVRALGA图片预览
型号: MPC8378ECVRALGA
PDF下载: 下载PDF文件 查看货源
内容描述: 的PowerQUICC ™II Pro处理器硬件规格 [PowerQUICC™ II Pro Processor Hardware Specifications]
分类和应用: 外围集成电路时钟
文件页数/大小: 126 页 / 1421 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号MPC8378ECVRALGA的Datasheet PDF文件第56页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第57页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第58页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第59页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第61页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第62页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第63页浏览型号MPC8378ECVRALGA的Datasheet PDF文件第64页  
I
2
C
13 I
2
C
This section describes the DC and AC electrical characteristics for the I
2
C interface of the MPC8378E.
13.1
I
2
C DC Electrical Characteristics
Table 50. I
2
C DC Electrical Characteristics
provides the DC electrical characteristics for the I
2
C interface of the MPC8378E.
At recommended operating conditions with OV
DD
of 3.3 V ± 165 mV.
Parameter
Input high voltage level
Input low voltage level
Low level output voltage
Output fall time from V
IH
(min) to V
IL
(max) with a bus capacitance
from 10 to 400 pF
Pulse width of spikes which must be suppressed by the input filter
Capacitance for each I/O pin
Input current
(0 V
V
IN
OV
DD
)
Symbol
V
IH
V
IL
V
OL
t
I2KLKV
t
I2KHKL
C
I
I
IN
Min
0.7
×
OV
DD
–0.3
0
20 + 0.1
×
C
B
0
Max
OV
DD
+ 0.3
0.3
×
OV
DD
0.2
×
OV
DD
250
50
10
± 30
Unit
V
V
V
ns
ns
pF
μA
Notes
Note:
1
Output voltage (open drain or open collector) condition = 3 mA sink current.
2
C = capacitance of one bus line in pF.
B
3
Refer to the
MPC8379E PowerQUICC II Pro Integrated Host Processor Reference Manual
for information on the digital filter
used.
4
I/O pins will obstruct the SDA and SCL lines if OV
DD
is switched off.
13.2
I
2
C AC Electrical Specifications
Table 51. I
2
C AC Electrical Specifications
provides the AC timing parameters for the I
2
C interface of the device.
All values refer to V
IH
(min) and V
IL
(max) levels (see
Parameter
SCL clock frequency
Low period of the SCL clock
High period of the SCL clock
Setup time for a repeated START condition
Hold time (repeated) START condition (after this period, the first
clock pulse is generated)
Data setup time
Symbol
f
I2C
t
I2CL
t
I2CH
t
I2SVKH
t
I2SXKL
t
I2DVKH
Min
0
1.3
0.6
0.6
0.6
100
Max
400
Unit
kHz
μs
μs
μs
μs
ns
Notes
MPC8378E PowerQUICC
II Pro Processor Hardware Specifications, Rev. 2
60
Freescale Semiconductor