欢迎访问ic37.com |
会员登录 免费注册
发布采购

MCF51JU128VLH 参数 Datasheet PDF下载

MCF51JU128VLH图片预览
型号: MCF51JU128VLH
PDF下载: 下载PDF文件 查看货源
内容描述: [MCF51JU128]
分类和应用:
文件页数/大小: 73 页 / 1089 K
品牌: FREESCALE [ Freescale ]
 浏览型号MCF51JU128VLH的Datasheet PDF文件第9页浏览型号MCF51JU128VLH的Datasheet PDF文件第10页浏览型号MCF51JU128VLH的Datasheet PDF文件第11页浏览型号MCF51JU128VLH的Datasheet PDF文件第12页浏览型号MCF51JU128VLH的Datasheet PDF文件第14页浏览型号MCF51JU128VLH的Datasheet PDF文件第15页浏览型号MCF51JU128VLH的Datasheet PDF文件第16页浏览型号MCF51JU128VLH的Datasheet PDF文件第17页  
Nonswitching electrical specifications  
Table 4. Power mode transition operating behaviors  
Symbol  
Description  
Min.  
Max.  
Unit  
Notes  
tPOR  
After a POR event, amount of time from the point VDD  
reaches 1.8 V to execution of the first instruction  
across the operating temperature range of the chip.  
300  
μs  
1
• VLLS1 RUN  
• VLLS2 RUN  
• VLLS3 RUN  
• LLS RUN  
1, 2  
1, 2  
1, 2  
2
150  
75  
μs  
μs  
μs  
μs  
μs  
μs  
75  
6.5  
4.6  
4.6  
• VLPS RUN  
• STOP RUN  
2
2
1. Normal boot (FTFL_FOPT[LPBOOT] is 1)  
2. The wakeup time includes the execution time for a small amount of firmware used to produce a GPIO clear event. Wakeup  
time is measured from the falling edge of the external wakeup event to the falling edge of a GPIO clear performed by  
software.  
5.2.5 Power consumption operating behaviors  
Table 5. Power consumption operating behaviors  
Symbol  
Description  
Min.  
Typ.  
Max.  
Unit  
Notes  
IDDA  
Analog supply current  
See note  
mA  
1
IDD_RUN  
Run mode current — all peripheral clocks  
disabled, code executing from RAM  
2
• @ 1.8 V  
• @ 3.0 V  
13  
13  
mA  
mA  
16  
IDD_RUN  
Run mode current — all peripheral clocks  
disabled, code executing from flash memory with  
page buffering disabled  
2
14.3  
14.5  
mA  
mA  
• @ 1.8 V  
• @ 3.0 V  
17.9  
Table continues on the next page...  
MCF51JU128 Data Sheet, Rev. 4, 01/2012.  
Freescale Semiconductor, Inc.  
13  
 复制成功!