欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC908AP32CFAE 参数 Datasheet PDF下载

MC908AP32CFAE图片预览
型号: MC908AP32CFAE
PDF下载: 下载PDF文件 查看货源
内容描述: [MC908AP32CFAE]
分类和应用:
文件页数/大小: 325 页 / 4102 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC908AP32CFAE的Datasheet PDF文件第40页浏览型号MC908AP32CFAE的Datasheet PDF文件第41页浏览型号MC908AP32CFAE的Datasheet PDF文件第42页浏览型号MC908AP32CFAE的Datasheet PDF文件第43页浏览型号MC908AP32CFAE的Datasheet PDF文件第45页浏览型号MC908AP32CFAE的Datasheet PDF文件第46页浏览型号MC908AP32CFAE的Datasheet PDF文件第47页浏览型号MC908AP32CFAE的Datasheet PDF文件第48页  
FLASH Memory  
2.5.2 FLASH Control Register  
The FLASH control register (FLCR) controls FLASH program and erase operation.  
Address:  
$FE08  
Bit 7  
0
6
0
5
0
4
0
3
HVEN  
0
2
MASS  
0
1
ERASE  
0
Bit 0  
PGM  
0
Read:  
Write:  
Reset:  
0
0
0
0
Figure 2-3. FLASH Control Register (FLCR)  
HVEN — High Voltage Enable Bit  
This read/write bit enables the charge pump to drive high voltages for program and erase operations  
in the array. HVEN can only be set if either PGM = 1 or ERASE = 1 and the proper sequence for  
program or erase is followed.  
1 = High voltage enabled to array and charge pump on  
0 = High voltage disabled to array and charge pump off  
MASS — Mass Erase Control Bit  
This read/write bit configures the memory for mass erase operation or page erase operation when the  
ERASE bit is set.  
1 = Mass erase operation selected  
0 = Page erase operation selected  
ERASE — Erase Control Bit  
This read/write bit configures the memory for erase operation. ERASE is interlocked with the PGM bit  
such that both bits cannot be equal to 1 or set to 1 at the same time.  
1 = Erase operation selected  
0 = Erase operation not selected  
PGM — Program Control Bit  
This read/write bit configures the memory for program operation. PGM is interlocked with the ERASE  
bit such that both bits cannot be equal to 1 or set to 1 at the same time.  
1 = Program operation selected  
0 = Program operation not selected  
2.5.3 FLASH Page Erase Operation  
Use the following procedure to erase a page of FLASH memory. A page consists of 512 consecutive  
bytes starting from addresses $X000, $X200, $X400, $X600, $X800, $XA00, $XC00, or $XE00. The  
48-byte user interrupt vectors cannot be erased by the page erase operation because of security reasons.  
Mass erase is required to erase this page.  
1. Set the ERASE bit and clear the MASS bit in the FLASH control register.  
2. Write any data to any FLASH location within the page address range desired.  
3. Wait for a time, t  
(5 µs).  
nvs  
4. Set the HVEN bit.  
5. Wait for a time t  
(20 ms).  
erase  
1. No security feature is absolutely secure. However, Freescale’s strategy is to make reading or copying the FLASH difficult for  
unauthorized users.  
MC68HC908AP Family Data Sheet, Rev. 4  
Freescale Semiconductor  
43