欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC908AS60CFU 参数 Datasheet PDF下载

MC68HC908AS60CFU图片预览
型号: MC68HC908AS60CFU
PDF下载: 下载PDF文件 查看货源
内容描述: HCMOS微控制器单元 [HCMOS Microcontroller Unit]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 454 页 / 5714 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC908AS60CFU的Datasheet PDF文件第80页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第81页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第82页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第83页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第85页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第86页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第87页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第88页  
Freescale Semiconductor, Inc.  
FLASH-2 Memory  
This program/margin read sequence is repeated throughout the memory  
until all data is programmed. The smart programming algorithm shown  
in Figure 5-2 is always required when programming any part of the  
array. This algorithm ensures the minimum possible program time and  
avoids the deleterious program disturb effect. See 5.6 FLASH Erase  
Operation.  
NOTE: To ensure the timing requirements of the high-voltage erase and  
program mode of the FLASH memory, interrupts must be masked  
(interrupt mask bit of CCR = 1) when the HVEN bit is set.  
5.8 FLASH Block Protection  
NOTE: In performing a program or erase operation, the FLASH block protect  
register must be read after setting the PGM or ERASE bit and before  
asserting the HVEN bit.  
Due to the ability of the on-board charge pump to erase and program the  
FLASH memory in the target application, provision is made for protecting  
blocks of memory from unintentional erase or program operations due to  
system malfunction. This protection is done by reserving a location in the  
memory for block protect information and requiring that this location be  
read before setting the HVEN bit. When the block protect register is read,  
its contents are latched by the FLASH control logic. If the address range  
for an erase or program operation includes a protected block, the PGM  
or ERASE bit is cleared which prevents the HVEN bit in the FLASH  
control register from being set so that no high voltage is allowed in the  
array.  
When the block protect register is erased (all 0s), the entire memory is  
accessible for program and erase. When bits within the register are  
programmed, they lock blocks of memory address ranges as shown in  
5.9 FLASH Block Protect Register. The block protect register itself can  
be erased or programmed only with an external voltage VHI present on  
the IRQ pin. The presence of VHI on the IRQ pin also allows entry into  
monitor mode out of reset. Therefore, the ability to change the block  
protect register is voltage dependent and can occur in either user or  
monitor modes.  
Technical Data  
MC68HC908AS60 — Rev. 1.0  
FLASH-2 Memory  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!