欢迎访问ic37.com |
会员登录 免费注册
发布采购

MC68HC908AS60CFU 参数 Datasheet PDF下载

MC68HC908AS60CFU图片预览
型号: MC68HC908AS60CFU
PDF下载: 下载PDF文件 查看货源
内容描述: HCMOS微控制器单元 [HCMOS Microcontroller Unit]
分类和应用: 微控制器外围集成电路时钟
文件页数/大小: 454 页 / 5714 K
品牌: FREESCALE [ Freescale ]
 浏览型号MC68HC908AS60CFU的Datasheet PDF文件第243页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第244页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第245页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第246页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第248页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第249页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第250页浏览型号MC68HC908AS60CFU的Datasheet PDF文件第251页  
Freescale Semiconductor, Inc.  
Serial Communications Interface (SCI)  
I/O Registers  
TE — Transmitter Enable Bit  
Setting this read/write bit begins the transmission by sending a  
preamble of 10 or 11 logic 1s from the transmit shift register to the  
TxD pin. If software clears the TE bit, the transmitter completes any  
transmission in progress before the TxD returns to the idle condition  
(logic 1). Clearing and then setting TE during a transmission queues  
an idle character to be sent after the character currently being  
transmitted. Reset clears the TE bit.  
1 = Transmitter enabled  
0 = Transmitter disabled  
NOTE: Writing to the TE bit is not allowed when the enable SCI bit (ENSCI) is  
clear. ENSCI is in SCI control register 1.  
RE — Receiver Enable Bit  
Setting this read/write bit enables the receiver. Clearing the RE bit  
disables the receiver but does not affect receiver interrupt flag bits.  
Reset clears the RE bit.  
1 = Receiver enabled  
0 = Receiver disabled  
NOTE: Writing to the RE bit is not allowed when the enable SCI bit (ENSCI) is  
clear. ENSCI is in SCI control register 1.  
RWU — Receiver Wakeup Bit  
This read/write bit puts the receiver in a standby state during which  
receiver interrupts are disabled. The WAKE bit in SCC1 determines  
whether an idle input or an address mark brings the receiver out of the  
standby state and clears the RWU bit. Reset clears the RWU bit.  
1 = Standby state  
0 = Normal operation  
SBK — Send Break Bit  
Setting and then clearing this read/write bit transmits a break  
character followed by a logic 1. The logic 1 after the break character  
guarantees recognition of a valid start bit. If SBK remains set, the  
MC68HC908AS60 — Rev. 1.0  
Technical Data  
Serial Communications Interface (SCI)  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!