欢迎访问ic37.com |
会员登录 免费注册
发布采购

CFPRM/D 参数 Datasheet PDF下载

CFPRM/D图片预览
型号: CFPRM/D
PDF下载: 下载PDF文件 查看货源
内容描述: MCF5206e集成的ColdFire微处理器产品简介 [MCF5206e Integrated ColdFire Microprocessor Product Brief]
分类和应用: 微处理器
文件页数/大小: 12 页 / 274 K
品牌: FREESCALE [ FREESCALE SEMICONDUCTOR, INC ]
 浏览型号CFPRM/D的Datasheet PDF文件第3页浏览型号CFPRM/D的Datasheet PDF文件第4页浏览型号CFPRM/D的Datasheet PDF文件第5页浏览型号CFPRM/D的Datasheet PDF文件第6页浏览型号CFPRM/D的Datasheet PDF文件第8页浏览型号CFPRM/D的Datasheet PDF文件第9页浏览型号CFPRM/D的Datasheet PDF文件第10页浏览型号CFPRM/D的Datasheet PDF文件第11页  
Freescale Semiconductor, Inc.
MCF5206e Overview
1.1.11.4 Interrupt Controller
The interrupt controller provides user-programmable control of 3 or 7 external interrupt to any one of 7
interrupt levels and 4 priority levels. The 3 external interrupt signals can be configured as either fixed
interrupt levels 1, 4, and 7, or as a 7-level encoded interrupt. The external interrupts can also be programmed
to any one of the four priority levels within the respective interrupt levels.
1.1.11.5 System Protection
The MCF5206e processor contains a 16-bit software watchdog timer with an 8-bit prescaler. The
programmable software watchdog timer provides either a level 7 interrupt or a hardware reset on timeout.
The MCF5206e processor also contains a reset status register that indicates the cause of the last reset.
Freescale Semiconductor, Inc...
1.1.11.6 JTAG
To help with system diagnostics and testing during manufacture, the MCF5206e processor includes
dedicated user-accessible test logic that complies with the IEEE 1149.1 standard for boundary scan
testability, often referred to as Joint Test Action Group, or JTAG. For more information, refer to the IEEE
1149.1 standard.
1.1.12 System Debug Interface
The ColdFire interface supports real-time trace and background debug mode. A 4-pin background debug
mode (BDM) interface provides system debug. The BDM is a superset of the BDM interface provided on
Motorola’s 683xxx family of parts.
In real-time trace, 4 status lines provide information on processor activity in real time (PST pins). A 4-bit
wide debug data bus (DDATA) displays operand data, which helps track the machine’s dynamic execution
path as the change-of-flow instructions execute. These signals are multiplexed with the 8-bit parallel port
for application development which does not use real-time trace.
1.1.13 System Diagrams
This section includes system and pinout diagrams. Figure 2 shows the system of the MCF5206e device.
MOTOROLA
MCF5206e Integrated ColdFire® Microprocessor Product Brief
For More Information On This Product,
Go to: www.freescale.com
7