欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第40页浏览型号AN1063D的Datasheet PDF文件第41页浏览型号AN1063D的Datasheet PDF文件第42页浏览型号AN1063D的Datasheet PDF文件第43页浏览型号AN1063D的Datasheet PDF文件第45页浏览型号AN1063D的Datasheet PDF文件第46页浏览型号AN1063D的Datasheet PDF文件第47页浏览型号AN1063D的Datasheet PDF文件第48页  
Freescale Semiconductor, Inc.  
IPIPE  
This active-low output signal is used to track movement of words through the instruction  
pipeline.  
DSO  
This development serial output signal helps to provide serial communications for  
background debug mode.  
2.11.3 Breakpoint (BKPT)  
This pin functions as BKPT in normal operation and as DSCLK in background debug  
mode.  
BKPT  
This active-low input signal is used to signal a hardware breakpoint to the CPU32.  
DSCLK  
This development serial clock input helps to provide serial communications for  
background debug mode.  
2.11.4 Freeze (FREEZE)  
Assertion of this active-high output signal indicates that the CPU32 has acknowledged a  
breakpoint and has initiated background mode operation.  
2.12 DMA MODULE SIGNALS  
The following signals are used by the direct memory access (DMA) controller module to  
provide external handshake for either a source or destination. See Section 6 DMA  
Module for additional information on these signals.  
2.12.1 DMA Request (DREQ2, DREQ1)  
This active-low input is asserted by a peripheral device to request an operand transfer  
between that peripheral and memory. The assertion of DREQstarts the DMA process.  
The assertion level in external burst mode is level sensitive; in external cycle steal mode,  
it is falling-edge sensitive.  
2.12.2 DMA Acknowledge (DACK2, DACK1)  
This active-low output is asserted by the DMA to signal to a peripheral that an operand is  
being transferred in response to a previous transfer request.  
2.12.3 DMA Done (DONE2, DONE1)  
This active-low bidirectional signal is asserted by the DMA or a peripheral device during  
any DMA bus cycle to indicate that the last data transfer is being performed. DONEis an  
active input in any mode. As an output, it is only active in external request mode. An  
external pullup resistor is required even during operation in the internal request mode.  
2- 10  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!