欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第319页浏览型号AN1063D的Datasheet PDF文件第320页浏览型号AN1063D的Datasheet PDF文件第321页浏览型号AN1063D的Datasheet PDF文件第322页浏览型号AN1063D的Datasheet PDF文件第324页浏览型号AN1063D的Datasheet PDF文件第325页浏览型号AN1063D的Datasheet PDF文件第326页浏览型号AN1063D的Datasheet PDF文件第327页  
Freescale Semiconductor, Inc.  
MISC3–MISC0—Miscellaneous Commands  
These bits select a single command as listed in Table 7-6.  
Table 7-6. MISCx Control Bits  
MISC3  
MISC2  
MISC1  
MISC0  
Command  
No Command  
0
0
0
0
0
0
0
0
0
0
1
1
0
0
1
1
0
0
0
1
0
1
0
1
No Command  
Reset Receiver  
Reset Transmitter  
Reset Error Status  
Reset Break-Change  
Interrupt  
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
Start Break  
Stop Break  
Assert RTS  
Negate RTS  
No Command  
No Command  
No Command  
No Command  
No Command  
No Command  
Reset Receiver—The reset receiver command resets the channel receiver. The receiver  
is immediately disabled, the FFULL and RxRDY bits in the SR are cleared, and the  
receiver FIFO pointer is reinitialized. All other registers are unaltered. This command  
should be used in lieu of the receiver disable command whenever the receiver  
configuration is changed because it places the receiver in a known state.  
Reset Transmitter—The reset transmitter command resets the channel transmitter. The  
transmitter is immediately disabled, and the TxEMP and TxRDY bits in the SR are  
cleared. All other registers are unaltered. This command should be used in lieu of the  
transmitter disable command whenever the transmitter configuration is changed  
because it places the transmitter in a known state.  
Reset Error Status—The reset error status command clears the channel's RB, FE, PE,  
and OE bits (in the SR). This command is also used in the block mode to clear all error  
bits after a data block is received.  
Reset Break-Change Interrupt—The reset break-change interrupt command clears the  
delta break (DBx) bits in the ISR.  
7- 28  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!