欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第288页浏览型号AN1063D的Datasheet PDF文件第289页浏览型号AN1063D的Datasheet PDF文件第290页浏览型号AN1063D的Datasheet PDF文件第291页浏览型号AN1063D的Datasheet PDF文件第293页浏览型号AN1063D的Datasheet PDF文件第294页浏览型号AN1063D的Datasheet PDF文件第295页浏览型号AN1063D的Datasheet PDF文件第296页  
Freescale Semiconductor, Inc.  
* This code is used to initialize the 68340's internal DMA channel  
* registers, providing basic functions for operation.  
* The code sets up channel 1 for internal request generation  
* to perform a memory block initialization for 100 bytes.  
***************************************************************************  
***************************************************************************  
* SIM40 equates  
***************************************************************************  
MBAR  
EQU $0003FF00 Address of SIM40 Module Base Address Reg.  
MODBASE EQU $FFFFF000 SIM40 MBAR address value  
***************************************************************************  
* DMA Channel 1 equates  
DMACH1  
DMAMCR1 EQU $0  
EQU $780  
Offset from MBAR for channel 1 regs  
MCR for channel 1  
* Channel 1 register offsets from channel 1 base address  
DMAINT1  
EQU $4  
interrupt register channel 1  
control register channel 1  
status register channel 1  
function code register channel 1  
source address register channel 1  
destination address register channel 1  
byte transfer count register channel 1  
source address  
DMACCR1 EQU $8  
DMACSR1 EQU $A  
DMAFCR1 EQU $B  
DMASAR1 EQU $C  
DMADAR1 EQU $10  
DMABTC1 EQU $14  
SARADD  
DARADD  
EQU $6000  
EQU $8000  
destination address  
NUMBYTE EQU $64  
number of bytes to transfer  
***************************************************************************  
***************************************************************************  
* Initialize DMA Channel 1  
***************************************************************************  
LEA MODBASE+DMACH1,A0 Pointer to channel 1  
* Initialize DMA channel 1 MCR  
* Normal Operation, ignore FREEZE, dual-address mode. ISM field at 3. Make  
* sure CPU32 SR I2-I0 bits are less than or equal to ISM bits for channel  
* startup.Supervisor/user reg. unrestricted, MAID field at 3.  
* IARB priority at 4.  
MOVE.W  
#$0334,(A0)  
* Clear channel control reg.  
* Clear STR (start) bit to prevent the channel from starting a transfer early.  
CLR.W  
DMACCR1(A0)  
* Initialize interrupt reg.  
* Interrupt priority at 7, interrupt vector at $42.  
6- 42  
MC68340 USER’S MANUAL  
MOTOROLA  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!