欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第283页浏览型号AN1063D的Datasheet PDF文件第284页浏览型号AN1063D的Datasheet PDF文件第285页浏览型号AN1063D的Datasheet PDF文件第286页浏览型号AN1063D的Datasheet PDF文件第288页浏览型号AN1063D的Datasheet PDF文件第289页浏览型号AN1063D的Datasheet PDF文件第290页浏览型号AN1063D的Datasheet PDF文件第291页  
Freescale Semiconductor, Inc.  
• Select the direction of transfer if in single-address mode (ECO bit), or select which  
device generates requests if in dual-address mode.  
6.9.1.1 DMA CHANNEL OPERATION IN SINGLE-ADDRESS MODE. The following steps  
are required to begin a DMA transfer in single-address mode.  
Channel Control Register (CCR)  
• Write a zero to the start bit (STR) to prevent the channel from starting the transfer  
prematurely.  
• Select the amount by which to increment the source address for a read cycle (SAPI  
bit) or the destination address for a write cycle (DAPI bit).  
• Define the transfer size by selecting the source size for a read cycle (SSIZE field) or  
by selecting the destination size for a write cycle (DSIZE field).  
• Select external burst request mode or external cycle steal request mode (REQ field).  
• Set the S/D bit for signal-address transfer.  
Channel Status Register (CSR)  
• Clear the CSR by writing $7C into it. The DMA cannot be started until the DONE, BES,  
BED, CONF, and BRKP bits are cleared.  
Function Code Register (FCR)  
• Encode the source function code for a read cycle or the destination function code for a  
write cycle.  
Address Register (SAR or DAR)  
• Write the source address for a read cycle or the destination address for a write cycle.  
Byte Transfer Counter (BTC)  
• Encode the number of bytes to be transferred.  
Channel Control Register (CCR)  
• Write a one to the start bit (STR) to allow the transfer to begin.  
6.9.1.2 DMA CHANNEL OPERATION IN DUAL-ADDRESS MODE. The following steps  
are required to begin a DMA transfer in dual-address mode.  
Channel Control Register (CCR)  
• Write a zero to the start bit (STR) to prevent the channel from starting the transfer  
prematurely.  
• Select the amount by which to increment the source and destination addresses (SAPI  
and DAPI bits).  
• Select the source and destination sizes (SSIZE and DSIZE fields).  
• Select internal request, external burst request mode, or external cycle steal request  
mode (REQ field).  
MOTOROLA  
MC68340 USER’S MANUAL  
6- 37  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!