欢迎访问ic37.com |
会员登录 免费注册
发布采购

AN1063D 参数 Datasheet PDF下载

AN1063D图片预览
型号: AN1063D
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的处理器与DMA USERA ????手册 [Integrated Processor with DMA User’s Manual]
分类和应用:
文件页数/大小: 441 页 / 2488 K
品牌: FREESCALE [ Freescale ]
 浏览型号AN1063D的Datasheet PDF文件第8页浏览型号AN1063D的Datasheet PDF文件第9页浏览型号AN1063D的Datasheet PDF文件第10页浏览型号AN1063D的Datasheet PDF文件第11页浏览型号AN1063D的Datasheet PDF文件第13页浏览型号AN1063D的Datasheet PDF文件第14页浏览型号AN1063D的Datasheet PDF文件第15页浏览型号AN1063D的Datasheet PDF文件第16页  
11/2/95  
SECTION 1: OVERVIEW  
UM Rev 1  
Freescale Semiconductor, Inc.  
TABLE OF CONTENTS (Continued)  
Paragraph  
Number  
Page  
Number  
Title  
5.7.1.3  
5.7.1.3.1  
5.7.1.3.2  
5.7.1.3.3  
5.7.1.4  
5.7.1.5  
5.7.1.6  
5.7.1.7  
5.7.2  
5.7.2.1  
5.7.2.2  
5.7.2.3  
5.7.3  
5.7.3.1  
5.7.3.2  
5.7.3.3  
5.7.3.4  
5.7.3.5  
5.7.3.6  
5.7.3.7  
5.7.3.8  
5.7.3.9  
5.7.3.10  
5.7.3.11  
5.7.3.12  
5.7.3.13  
5.7.3.14  
Bus Controller Resources .......................................................................5-89  
Prefetch Controller................................................................................5-90  
Write Pending Buffer. ...........................................................................5-90  
Microbus Controller..............................................................................5-91  
Instruction Execution Overlap.................................................................5-91  
Effects of Wait States................................................................................5-92  
Instruction Execution Time Calculation................................................5-92  
Effects of Negative Tails..........................................................................5-93  
Instruction Stream Timing Examples ........................................................5-94  
Timing Example 1—Execution Overlap................................................5-94  
Timing Example 2—Branch Instructions ..............................................5-95  
Timing Example 3—Negative Tails.......................................................5-96  
Instruction Timing Tables............................................................................5-97  
Fetch Effective Address...........................................................................5-99  
Calculate Effective Address....................................................................5-100  
MOVE Instruction ......................................................................................5-101  
Special-Purpose MOVE Instruction.......................................................5-101  
Arithmetic/Logic Instructions...................................................................5-102  
Immediate Arithmetic/Logic Instructions...............................................5-105  
Binary-Coded Decimal and Extended Instructions............................5-106  
Single Operand Instructions...................................................................5-107  
Shift/Rotate Instructions...........................................................................5-108  
Bit Manipulation Instructions...................................................................5-109  
Conditional Branch Instructions.............................................................5-110  
Control Instructions...................................................................................5-111  
Exception-Related Instructions and Operations..................................5-111  
Save and Restore Operations................................................................5-111  
Section 6  
DMA Controller Module  
6.1  
6.2  
DMA Module Overview....................................................................................6-2  
DMA Module Signal Definitions.....................................................................6-4  
DMA Request (DREQ)................................................................................6-4  
DMA Acknowledge (DACK)......................................................................6-4  
DMA Done (DONE).....................................................................................6-4  
Transfer Request Generation.........................................................................6-4  
Internal Request Generation.......................................................................6-4  
Internal Request, Maximum Rate...........................................................6-5  
Internal Request, Limited Rate...............................................................6-5  
External Request Generation .....................................................................6-5  
External Burst Mode.................................................................................6-5  
6.2.1  
6.2.2  
6.2.3  
6.3  
6.3.1  
6.3.1.1  
6.3.1.2  
6.3.2  
6.3.2.1  
MOTOROLA  
MC68340 USER'S MANUAL  
xi  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!