欢迎访问ic37.com |
会员登录 免费注册
发布采购

98ASB42844B 参数 Datasheet PDF下载

98ASB42844B图片预览
型号: 98ASB42844B
PDF下载: 下载PDF文件 查看货源
内容描述: MC9S08PA60系列 [MC9S08PA60 Series]
分类和应用:
文件页数/大小: 35 页 / 586 K
品牌: FREESCALE [ Freescale ]
 浏览型号98ASB42844B的Datasheet PDF文件第9页浏览型号98ASB42844B的Datasheet PDF文件第10页浏览型号98ASB42844B的Datasheet PDF文件第11页浏览型号98ASB42844B的Datasheet PDF文件第12页浏览型号98ASB42844B的Datasheet PDF文件第14页浏览型号98ASB42844B的Datasheet PDF文件第15页浏览型号98ASB42844B的Datasheet PDF文件第16页浏览型号98ASB42844B的Datasheet PDF文件第17页  
Switching specifications  
Table 4. Supply current characteristics (continued)  
Num  
C
C
C
Parameter  
ADC adder to stop3  
ADLPC = 1  
Symbol Bus Freq  
— —  
VDD (V)  
Typical1  
Max  
Unit  
Temp  
7
5
3
44  
µA  
-40 to 105 °C  
40  
ADLSMP = 1  
ADCO = 1  
MODE = 10B  
ADICLK = 11B  
LVD adder to stop34  
8
C
C
5
3
130  
125  
µA  
-40 to 105 °C  
1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.  
2. RTC adder cause <1 µA IDD increase typically, RTC clock source is 1 kHz LPO clock.  
3. ACMP adder cause <1 µA IDD increase typically.  
4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.  
5.1.3 EMC performance  
Electromagnetic compatibility (EMC) performance is highly dependant on the  
environment in which the MCU resides. Board design and layout, circuit topology  
choices, location and characteristics of external components as well as MCU software  
operation all play a significant role in EMC performance. The system designer should  
consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and  
AN1259 for advice and guidance specifically targeted at optimizing EMC performance.  
5.2 Switching specifications  
5.2.1 Control timing  
Table 5. Control timing  
Num  
C
P
P
D
Rating  
Bus frequency (tcyc = 1/fBus  
Symbol  
fBus  
Min  
DC  
Typical1  
Max  
20  
Unit  
MHz  
KHz  
ns  
1
2
3
)
1.0  
Internal low power oscillator frequency  
External reset pulse width  
fLPO  
0.67  
1.25  
textrst  
1.5 ×  
tSelf_reset  
34 × tcyc  
500  
4
5
D
D
Reset low drive  
trstdrv  
ns  
ns  
BKGD/MS setup time after issuing background  
debug force reset to enter user or BDM modes  
tMSSU  
6
D
BKGD/MS hold time after issuing background  
debug force reset to enter user or BDM modes3  
tMSH  
100  
ns  
Table continues on the next page...  
MC9S08PA60 Series Data Sheet, Rev. 1, 10/9/2012.  
Freescale Semiconductor, Inc.  
13  
 复制成功!