欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705PL4B 参数 Datasheet PDF下载

68HC705PL4B图片预览
型号: 68HC705PL4B
PDF下载: 下载PDF文件 查看货源
内容描述: 工业标准的8位M68HC05 CPU核心 [Industry standard 8-bit M68HC05 CPU core]
分类和应用:
文件页数/大小: 98 页 / 1158 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705PL4B的Datasheet PDF文件第66页浏览型号68HC705PL4B的Datasheet PDF文件第67页浏览型号68HC705PL4B的Datasheet PDF文件第68页浏览型号68HC705PL4B的Datasheet PDF文件第69页浏览型号68HC705PL4B的Datasheet PDF文件第71页浏览型号68HC705PL4B的Datasheet PDF文件第72页浏览型号68HC705PL4B的Datasheet PDF文件第73页浏览型号68HC705PL4B的Datasheet PDF文件第74页  
Freescale Semiconductor, Inc.  
GENERAL RELEASE SPECIFICATION  
April 30, 1998  
12.1.3 Direct  
Direct instructions can access any of the rst 256 memory addresses with two  
bytes. The rst byte is the opcode, and the second is the low byte of the operand  
address. In direct addressing, the CPU automatically uses $00 as the high byte of  
the operand address. BRSET and BRCLR are three-byte instructions that use  
direct addressing to access the operand and relative addressing to specify a  
branch destination.  
12.1.4 Extended  
Extended instructions use only three bytes to access any address in memory. The  
rst byte is the opcode; the second and third bytes are the high and low bytes of  
the operand address.  
When using the Freescale assembler, the programmer does not need to specify  
whether an instruction is direct or extended. The assembler automatically selects  
the shortest form of the instruction.  
12.1.5 Indexed, No Offset  
Indexed instructions with no offset are one-byte instructions that can access data  
with variable addresses within the rst 256 memor y locations. The index register  
contains the low byte of the conditional address of the operand. The CPU  
automatically uses $00 as the high byte, so these instructions can address  
locations $0000–$00FF.  
Indexed, no offset instructions are often used to move a pointer through a table or  
to hold the address of a frequently used RAM or I/O location.  
12.1.6 Indexed, 8-Bit Offset  
Indexed, 8-bit offset instructions are two-byte instructions that can access data  
with variable addresses within the rst 511 memor y locations. The CPU adds the  
unsigned byte in the index register to the unsigned byte following the opcode. The  
sum is the conditional address of the operand. These instructions can access  
locations $0000–$01FE.  
Indexed 8-bit offset instructions are useful for selecting the kth element in an  
n-element table. The table can begin anywhere within the rst 256 memory  
locations and could extend as far as location 510 ($01FE). The k value is typically  
in the index register, and the address of the beginning of the table is in the byte  
following the opcode.  
INSTRUCTION SET  
MC68HC05PL4  
REV 2.0  
12-2  
For More Information On This Product,  
Go to: www.freescale.com