欢迎访问ic37.com |
会员登录 免费注册
发布采购

68HC705JJ7_1 参数 Datasheet PDF下载

68HC705JJ7_1图片预览
型号: 68HC705JJ7_1
PDF下载: 下载PDF文件 查看货源
内容描述: 常规版本规格 [General Release Specification]
分类和应用:
文件页数/大小: 230 页 / 5548 K
品牌: FREESCALE [ Freescale ]
 浏览型号68HC705JJ7_1的Datasheet PDF文件第97页浏览型号68HC705JJ7_1的Datasheet PDF文件第98页浏览型号68HC705JJ7_1的Datasheet PDF文件第99页浏览型号68HC705JJ7_1的Datasheet PDF文件第100页浏览型号68HC705JJ7_1的Datasheet PDF文件第102页浏览型号68HC705JJ7_1的Datasheet PDF文件第103页浏览型号68HC705JJ7_1的Datasheet PDF文件第104页浏览型号68HC705JJ7_1的Datasheet PDF文件第105页  
Freescale Semiconductor, Inc.  
Parallel Input/Output  
Port C (28-Pin Versions Only)  
7.5.4 Port C Log ic  
Figure 7-15 shows the I/O logic of port C.  
When a port C pin is programmed as an output, reading the port bit  
actually reads the value of the data latch and not the voltage on the pin  
itself. When a port C pin is programmed as an input, reading the port bit  
reads the voltage level on the pin. The data latch can always be written,  
regardless of the state of its DDR bit. Table 7-4 summarizes the  
operations of the port C pins.  
READ $0006  
WRITE $0006  
DATA DIRECTION  
REGISTER C  
BIT DDRCx  
R
PORT C DATA  
REGISTER  
BIT PCx  
WRITE $0002  
PCx  
HIGH SINK/SOURCE  
CURRENT CAPABILITY  
READ $0002  
WRITE $0010  
PULLDOWN  
REGISTER A  
BIT PDICx  
PULLDOWN  
DEVICE  
R
RESET  
MASK OPTION REGISTER ($1FF1)  
Figure 7-15. Port C I/O Circuit  
MC68HC705JJ7/MC68HC705JP7 Rev. 3.0  
General Release Specification  
Parallel Input/Output  
For More Information On This Product,  
Go to: www.freescale.com  
 
 复制成功!