Freescale Semiconductor, Inc.
GENERAL RELEASE SPECIFICATION
Table 11-6. Instruction Set Summary (Continued)
Effect on
CCR
Source
Form
Operation
Description
M oed
C
H I N Z C
O
A
O
ORA #opr
IMM AA ii
DIR BA dd
EXT CA hh ll
2
3
4
5
4
3
ORA opr
ORA opr
ORA opr,X
ORA opr,X
ORA ,X
Logical OR
Accumulator with
Memory
A ← (A) (M)
— — ↕ ↕ —
IX2
IX1
IX
DA ee ff
EA ff
FA
ROL opr
ROLA
ROLX
ROL opr,X
ROL ,X
DIR
INH
INH
IX1
IX
39 dd
49
59
69 ff
79
5
3
3
6
5
Rotate Byte Left
through Carry Bit
C
— — ↕ ↕
b7
b0
ROR opr
RORA
RORX
ROR opr,X
ROR ,X
DIR
INH
INH
IX1
IX
36 dd
46
56
66 ff
76
5
3
3
6
5
Rotate Byte Right
through Carry Bit
C
— — ↕ ↕
b7
b0
RSP
RTI
Reset Stack Pointer
Return from Interrupt
SP ← $00FF
— — — — — INH
9C
80
2
SP ← (SP) + 1; Pull (CCR)
SP ← (SP) + 1; Pull (A)
SP ← (SP) + 1; Pull (X)
SP ← (SP) + 1; Pull (PCH)
SP ← (SP) + 1; Pull (PCL)
↕ ↕ ↕ ↕ ↕ INH
6
Return from
Subroutine
SP ← (SP) + 1; Pull (PCH)
SP ← (SP) + 1; Pull (PCL)
RTS
INH
SBC #opr
SBC opr
SBC opr
SBC opr,X
SBC opr,X
SBC ,X
IMM A2 ii
DIR B2 dd
EXT C2 hh ll
2
3
4
5
4
3
Subtract Memory
Byte and Carry Bit
from Accumulator
A ← (A) – (M) – (C)
— — ↕ ↕ ↕
IX2
IX1
IX
D2 ee ff
E2 ff
F2
SEC
SEI
Set Carry Bit
C ← 1
I ← 1
— — — — 1
INH
99
2
2
Set Interrupt Mask
— 1 — — — INH
9B
STA opr
STA opr
STA opr,X
STA opr,X
STA ,X
DIR
B7 dd
EXT C7 hh ll
4
5
6
5
4
Store Accumulator in
Memory
M ← (A)
— — ↕ ↕ —
IX2
IX1
IX
D7 ee ff
E7 ff
F7
Stop Oscillator and
Enable IRQ Pin
STOP
— 0 — — — INH
DIR
8E
2
STX opr
STX opr
STX opr,X
STX opr,X
STX ,X
BF dd
4
5
6
5
4
EXT CF hh ll
Store Index
Register In Memory
M ← (X)
— — ↕ ↕ —
IX2
IX1
IX
DF ee ff
EF ff
FF
INSTRUCTION SET
MC68HC05P4A
Rev. 2.0
11-12
For More Information On This Product,
Go to: www.freescale.com