欢迎访问ic37.com |
会员登录 免费注册
发布采购

33910_10 参数 Datasheet PDF下载

33910_10图片预览
型号: 33910_10
PDF下载: 下载PDF文件 查看货源
内容描述: LIN系统基础芯片,高 [LIN System Basis Chip with High]
分类和应用:
文件页数/大小: 90 页 / 1134 K
品牌: FREESCALE [ Freescale ]
 浏览型号33910_10的Datasheet PDF文件第78页浏览型号33910_10的Datasheet PDF文件第79页浏览型号33910_10的Datasheet PDF文件第80页浏览型号33910_10的Datasheet PDF文件第81页浏览型号33910_10的Datasheet PDF文件第83页浏览型号33910_10的Datasheet PDF文件第84页浏览型号33910_10的Datasheet PDF文件第85页浏览型号33910_10的Datasheet PDF文件第86页  
MC33910BAC / MC34910BAC  
FUNCTIONAL DEVICE OPERATIONS  
LOGIC COMMANDS AND REGISTERS  
High Side Control Register - HSCR  
HSxCL - High Side Current Limitation  
This register controls the operation of the high side drivers.  
Writing to this register returns the High Side Status Register  
(HSSR).  
This read-only bit indicates that the high side switch is  
operating in current Limitation mode.  
1 = HSx in current limitation (or thermal shutdown)  
0 = Normal  
Table 47. High Side Control Register - $6  
Timing Control Register - TIMCR  
C3  
C2  
C1  
C0  
This register is a double purpose register which allows to  
configure the watchdog and the cyclic sense periods. Writing  
to the TIMCR will also return the WDSR.  
Write  
PWMHS2 PWMHS1  
HS2  
HS1  
Reset  
Value  
0
0
0
0
Table 49. Timing Control Register - $A  
Reset  
Condition  
POR, Reset mode, ext_reset, HSx  
over-temp or (VSOV & HVSE)  
POR  
C3  
C2  
C1  
C0  
WD2  
WD1  
WD0  
PWMHSx - PWM Input Control Enable  
Write  
CS/WD  
This write-only bit enables/disables the PWMIN input pin  
to control the high side switch. The high side switch must be  
enabled (HSx bit).  
CYST2  
CYST1  
CYST0  
Reset  
Value  
-
-
0
0
0
1 = PWMIN input controls HS1 output.  
0 = HSx is controlled only by SPI.  
Reset  
Condition  
POR  
HSx - High Side Switch Control.  
CS/WD - Cyclic Sense or Watchdog Prescaler Select.  
This write-only bit enables/disables the high side switch.  
1 = HSx switch on.  
This write-only bit selects which prescaler is being written  
to, the cyclic sense prescaler or the watchdog prescaler.  
0 = HSx switch off.  
1 = Cyclic Sense Prescaler selected  
0 = Watchdog Prescaler select  
High Side Status Register - HSSR  
This register returns the status of the high side switch and  
is also returned when writing to the HSCR.  
WDx - Watchdog Prescaler  
This write-only bits selects the divider for the watchdog  
prescaler and therefore selects the watchdog period in  
accordance with Table 50. This configuration is valid only if  
windowing watchdog is active.  
Table 48. High Side Status Register - $6/$7  
S3  
S2  
S1  
S0  
Read  
HS2OP  
HS2CL  
HS1OP  
HS1CL  
Table 50. Watchdog Prescaler  
WD2  
WD1  
WD0  
Prescaler Divider  
High Side thermal shutdown  
A thermal shutdown of the high side drivers is indicated by  
setting the HSxOP and HSxCL bits simultaneously.  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
1
2
4
HSxOP - High Side Switch Open-Load Detection  
6
This read-only bit signals that the high side switch is  
conducting current below a certain threshold indicating  
possible load disconnection.  
8
10  
12  
14  
1 = HSx Open Load detected (or thermal shutdown)  
0 = Normal  
33910  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
82  
 复制成功!