欢迎访问ic37.com |
会员登录 免费注册
发布采购

33910_10 参数 Datasheet PDF下载

33910_10图片预览
型号: 33910_10
PDF下载: 下载PDF文件 查看货源
内容描述: LIN系统基础芯片,高 [LIN System Basis Chip with High]
分类和应用:
文件页数/大小: 90 页 / 1134 K
品牌: FREESCALE [ Freescale ]
 浏览型号33910_10的Datasheet PDF文件第6页浏览型号33910_10的Datasheet PDF文件第7页浏览型号33910_10的Datasheet PDF文件第8页浏览型号33910_10的Datasheet PDF文件第9页浏览型号33910_10的Datasheet PDF文件第11页浏览型号33910_10的Datasheet PDF文件第12页浏览型号33910_10的Datasheet PDF文件第13页浏览型号33910_10的Datasheet PDF文件第14页  
MC33910G5AC/MC3433910G5AC  
ELECTRICAL CHARACTERISTICS  
STATIC ELECTRICAL CHARACTERISTICS  
Table 4. Static Electrical Characteristics (continued)  
Characteristics noted under conditions 5.5 V VSUP 18 V, -40°C TA 125°C for the 33910 and -40°C TA 85°C for the  
34910, unless otherwise noted. Typical values noted reflect the approximate parameter mean at TA = 25°C under nominal  
conditions, unless otherwise noted.  
Characteristic  
VOLTAGE REGULATOR(21) (VDD)  
Normal Mode Output Voltage  
1.0 mA < I < 50 mA; 5.5 V < V  
Symbol  
Min  
Typ  
Max  
Unit  
VDDRUN  
V
< 27 V  
SUP  
4.75  
60  
5.00  
110  
5.25  
200  
VDD  
Normal Mode Output Current Limitation  
Dropout Voltage(22)  
IVDDRUN  
mA  
V
VDDDROP  
I
= 50 mA  
0.1  
0.25  
VDD  
Stop Mode Output Voltage  
< 5.0 mA  
V
V
DDSTOP  
I
4.75  
6.0  
5.0  
13  
5.25  
36  
VDD  
Stop Mode Output Current Limitation  
Line Regulation  
I
mA  
mV  
VDDSTOP  
LR  
Normal mode, 5.5 V < V  
Stop mode, 5.5 V < V  
< 18 V; I  
= 10 mA  
VDD  
RUN  
25  
25  
SUP  
LR  
STOP  
< 18 V; I  
= 1.0 mA  
VDD  
SUP  
Load Regulation  
mV  
°C  
LD  
Normal mode, 1.0 mA < I  
Stop mode, 0.1 mA < I  
< 50 mA  
RUN  
80  
50  
VDD  
LD  
STOP  
< 5.0 mA  
VDD  
Over-temperature Prewarning (Junction)(23)  
Interrupt generated, VDDOT Bit Set  
T
PRE  
90  
115  
13  
140  
Over-temperature Prewarning Hysteresis(23)  
Over-temperature Shutdown Temperature (Junction)(23)  
Over-temperature Shutdown Hysteresis(23)  
T
°C  
°C  
°C  
PRE_HYS  
T
150  
170  
13  
190  
SD  
T
SD_HYS  
HALL SENSOR SUPPLY OUTPUT(24) (HVDD)  
V
Voltage matching HVDDACC = (HVDD-VDD) / VDD * 100%  
H
%
DD  
VDDACC  
IHVDD = 15 mA  
-2.0  
20  
2.0  
50  
Current Limitation  
I
35  
mA  
mV  
HVDD  
Dropout Voltage  
H
VDDDROP  
IHVDD = 15 mA; IVDD = 5.0 mA  
160  
300  
40  
Line Regulation  
LR  
mV  
mV  
HVDD  
HVDD  
IHVDD = 5.0 mA; IVDD = 5.0 mA  
Load Regulation  
LD  
1.0 mA > IHVDD > 15 mA; IVDD = 5.0 mA  
20  
Notes  
21. Specification with external capacitor 2.0 µF < C < 100 µF and 100 mΩ ≤ ESR 10 Ω.  
22. Measured when voltage has dropped 250 mV below its nominal Value (5.0 V).  
23. This parameter is guaranteed by process monitoring but not production tested.  
24. Specification with external capacitor 1.0 µF < C < 10 µF and 100 mΩ ≤ ESR 10 Ω.  
33910  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
10