欢迎访问ic37.com |
会员登录 免费注册
发布采购

18730_06 参数 Datasheet PDF下载

18730_06图片预览
型号: 18730_06
PDF下载: 下载PDF文件 查看货源
内容描述: 电源管理IC与五稳压输出编程通过3线串行接口 [Power Management IC with Five Regulated Outputs Programmed Through 3 Wire Serial Interface]
分类和应用:
文件页数/大小: 35 页 / 1054 K
品牌: FREESCALE [ Freescale ]
 浏览型号18730_06的Datasheet PDF文件第14页浏览型号18730_06的Datasheet PDF文件第15页浏览型号18730_06的Datasheet PDF文件第16页浏览型号18730_06的Datasheet PDF文件第17页浏览型号18730_06的Datasheet PDF文件第19页浏览型号18730_06的Datasheet PDF文件第20页浏览型号18730_06的Datasheet PDF文件第21页浏览型号18730_06的Datasheet PDF文件第22页  
FUNCTIONAL DEVICE OPERATION  
OPERATIONAL MODES  
capacitor which is connected to V_STDBY. When using  
Ni_mh, short-circuit VBATT and LVB to external components  
and HVB to GND. When using Li_ion, short-circuit HVB to  
VBATT, and leave LVB open. When using Ni_MH, the VB  
voltage is output from V_STDBY in Standby mode. When  
using Li-Ion, 50% of the VBATT voltage is output to  
V_STDBY pin in Standby Mode.  
Table 8. HVB and LVB Connection  
MODE  
HVB  
LVB  
Li_ion  
Ni_mh  
VBATT(27)  
GND  
open  
VBATT(27)  
Notes  
27. Externally connect to VBATT.  
Table 9. V_STDBY and LSWO Operation  
INPUT  
OUTPUT  
V_STDBY  
WAKE(Int)  
PGOOD2(Int)  
CLEAR  
LSWO  
L
H
H
H
X
L
X
X
L
VBATT  
VBATT  
Z
Z
Z
L
H
H
VO1_SENSE  
VO1_SENSE  
H
Z : High Impedance, X : Don’t care  
RESET CIRCUIT  
PGOOD1_DELAY,  
PGOOD2_DELAY  
VO1_SENSE  
VO1_SENSE,  
VO2_SENSE  
VGATE  
PGOOD1, 2  
RESET1_TH  
VO1_SENSE  
Reset  
Control  
PGOOD1_DELAY,  
PGOOD2_DELAY  
(PGOOD1 side only)  
BANDGAP  
REFERENCE  
PGOOD1, 2B(Int)  
Figure 8. Reset Circuit Block Diagram  
When the VO1_SENSE or VO2_SENSE voltage is higher  
than the reference value, PGOOD1 or 2B goes High. When  
PGOOD1(int) is Low and PGOOD1 is High, SLEEP(int) is  
forced to place the chip into the standby mode.  
Connect the capacitor between RESET1_TH and PGOOD  
as directed below.  
When SEQ_SELECT is Low:Between RESET1_TH and  
PGOOD1_DELAY  
Connect a capacitor between RESET1_TH and  
PGOOD_DELAY. The capacitor is not necessary if a resistor  
of 330Kor less is inserted between RESET1_TH and  
VO1_SENSE for reset adjustment  
When SEQ_SELECT is High:Between RESET1_TH and  
PGOOD2_DELAY  
Use a capacitor with approximately half of the capacitance  
between PGOOD_DELAY and GND  
18730  
Analog Integrated Circuit Device Data  
Freescale Semiconductor  
18  
 复制成功!