欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81867D 参数 Datasheet PDF下载

F81867D图片预览
型号: F81867D
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART μSuper IO 128字节FIFO和省电功能 [6 UARTs μSuper IO With 128 Bytes FIFO and Power Saving Functions]
分类和应用: 先进先出芯片
文件页数/大小: 315 页 / 2394 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81867D的Datasheet PDF文件第19页浏览型号F81867D的Datasheet PDF文件第20页浏览型号F81867D的Datasheet PDF文件第21页浏览型号F81867D的Datasheet PDF文件第22页浏览型号F81867D的Datasheet PDF文件第24页浏览型号F81867D的Datasheet PDF文件第25页浏览型号F81867D的Datasheet PDF文件第26页浏览型号F81867D的Datasheet PDF文件第27页  
F81867  
a specially designed low power CMOS flip-flop  
backed by the battery for case open state  
preservation during power loss.  
Analog GND for thermal diode/transistor  
temperature.  
3VSB  
3VSB  
3VSB  
89  
90  
91  
D-  
D2+  
AIN  
AIN  
AIN  
Thermal diode/transistor temperature sensor  
input.  
CPU thermal diode/transistor temperature  
sensor input. This pin is for CPU use.  
Voltage reference output.  
D1+(CPU)  
3VSB  
3VSB  
92  
93  
VREF  
VIN4  
AOUT  
AIN  
Voltage Input 4.  
Voltage Input 3. Support OVP & UVP function,  
and default is disable alarm mode.  
Voltage Input 2. Support OVP & UVP function,  
and default is disable alarm mode.  
Voltage Input for Vcore.  
3VSB  
3VSB  
94  
95  
VIN3  
VIN2  
AIN  
AIN  
3VSB  
3VCC  
96  
98  
VIN1 (Vcore)  
FANIN1  
AIN  
INst,5v  
Fan 1 tachometer input.  
Fan 1 control output. This pin provides PWM  
duty-cycle output or a DAC voltage output  
(internal pull down 100kΩ , default).  
OOD12,5v  
AOUT  
FANCTL1  
Power on Strapping pin:  
1: PWM mode.  
99  
3VCC  
3VCC  
3VCC  
PWM _DAC1  
INst,5v  
0: Default is DAC mode for FANCTL1 (internal  
pull down 100kΩ ).  
100  
101  
FANIN2  
INst,5v  
Fan 2 tachometer input.  
Fan 2 control output. This pin provides PWM  
duty-cycle output or a DAC voltage output  
(internal pull down 100kΩ , default).  
OOD12,5v  
AOUT  
FANCTL2  
Power on Strapping pin:  
1: PWM mode.  
PWM _DAC2  
INst,5v  
0: Default is DAC mode for FANCTL2 (internal  
pull down 100kΩ ).  
5.7 KBC Function  
Pin No.  
Pin Name  
KBRST#  
Type  
PWR  
Description  
Keyboard reset. This pin is high after system  
reset. Internal pull high 3.3V with 10k Ω.  
Gate A20 output. This pin is high after system  
reset. Internal pull high 3.3V with 10k Ω.  
PS/2 Keyboard Data.  
34  
35  
OD16,u10  
OD16,u10  
3VCC  
3VCC  
GA20  
63  
64  
KDATA  
KCLK  
I/OD16st,5V I_VSB3V  
I/OD16st,5V I_VSB3V  
I/OD16st,5V  
PS/2 Keyboard Clock.  
PS/2 Mouse Data.  
MDATA  
61  
62  
I_VSB3V  
I2C Interface CLOCK pin. Clock output for AMD  
TSI & Intel PCH (IBX Peak).  
PS/2 Mouse Clock.  
SCL  
Ilv/OD16st, 5v  
MCLK  
I/OD16st,5V I_VSB3V  
23  
Dec, 2011  
V0.12P  
 复制成功!