欢迎访问ic37.com |
会员登录 免费注册
发布采购

F81866A 参数 Datasheet PDF下载

F81866A图片预览
型号: F81866A
PDF下载: 下载PDF文件 查看货源
内容描述: 6个UART超级IO 128字节FIFO和电源 [6 UARTs Super IO With 128 Bytes FIFO and Power]
分类和应用: 先进先出芯片
文件页数/大小: 210 页 / 1806 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F81866A的Datasheet PDF文件第152页浏览型号F81866A的Datasheet PDF文件第153页浏览型号F81866A的Datasheet PDF文件第154页浏览型号F81866A的Datasheet PDF文件第155页浏览型号F81866A的Datasheet PDF文件第157页浏览型号F81866A的Datasheet PDF文件第158页浏览型号F81866A的Datasheet PDF文件第159页浏览型号F81866A的Datasheet PDF文件第160页  
F81866A  
5
4
3
2
1
0
GPIO45_ST  
GPIO44_ST  
GPIO43_ST  
GPIO42_ST  
GPIO41_ST  
GPIO40_ST  
R
R
R
R
R
R
-
-
-
-
-
-
-
-
-
-
-
-
The pin status of DSR4#/GPIO45.  
The pin status of RTS4#/GPIO44.  
The pin status of DTR4#/GPIO43.  
The pin status of CTS4#/GPIO42.  
The pin status of RI4#/GPIO41.  
The pin status of DCD4#/GPIO40.  
7.7.8.4GPIO4 Drive Enable Register Index B3h  
Bit  
Name  
R/W Reset Default  
Description  
GPIO47 Drive Enable.  
0: GPIO47 is open drain.  
1: GPIO47 is push pull.  
7
GPIO47_DRV_EN R/W LRESET#  
GPIO46_DRV_EN R/W LRESET#  
0
0
0
0
0
0
0
0
GPIO46 Drive Enable.  
0: GPIO46 is open drain.  
1: GPIO46 is push pull.  
6
5
4
3
2
1
0
GPIO45 Drive Enable.  
0: GPIO45 is open drain.  
1: GPIO45 is push pull.  
GPIO45_DRV_EN  
R/w LRESET#  
GPIO44 Drive Enable.  
0: GPIO44 is open drain.  
1: GPIO44 is push pull.  
GPIO44_DRV_EN R/W LRESET#  
GPIO43_DRV_EN R/W LRESET#  
GPIO42_DRV_EN R/W LRESET#  
GPIO41_DRV_EN R/W LRESET#  
GPIO40_DRV_EN R/W LRESET#  
GPIO43 Drive Enable.  
0: GPIO43 is open drain.  
1: GPIO43 is push pull.  
GPIO42 Drive Enable.  
0: GPIO42 is open drain.  
1: GPIO42 is push pull.  
GPIO41 Drive Enable.  
0: GPIO41 is open drain.  
1: GPIO41 is push pull.  
GPIO40 Drive Enable.  
0: GPIO40 is open drain.  
1: GPIO40 is push pull.  
7.7.9.GPIO5x Configuration Registers  
Register  
Default Value  
Register Name  
0x[HEX]  
MSB  
LSB  
A0  
GPIO5 Output Enable Register  
GPIO5 Output Data Register  
GPIO5 Pin Status Register  
GPIO5 Drive Enable Register  
GPIO5 SMI Enable Register  
GPIO5 SMI Status Register  
0
1
-
0
1
-
0
1
-
0
1
-
0
1
-
0
1
-
0
1
-
0
1
-
A1  
A2  
A3  
A8  
A9  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
156  
Jan, 2012  
V0. 12P  
 复制成功!