欢迎访问ic37.com |
会员登录 免费注册
发布采购

F71862 参数 Datasheet PDF下载

F71862图片预览
型号: F71862
PDF下载: 下载PDF文件 查看货源
内容描述: 超级硬件监控+ LPC I / O [Super Hardware Monitor + LPC I/O]
分类和应用: 监控PC
文件页数/大小: 110 页 / 837 K
品牌: FINTEK [ FEATURE INTEGRATION TECHNOLOGY INC. ]
 浏览型号F71862的Datasheet PDF文件第48页浏览型号F71862的Datasheet PDF文件第49页浏览型号F71862的Datasheet PDF文件第50页浏览型号F71862的Datasheet PDF文件第51页浏览型号F71862的Datasheet PDF文件第53页浏览型号F71862的Datasheet PDF文件第54页浏览型号F71862的Datasheet PDF文件第55页浏览型号F71862的Datasheet PDF文件第56页  
F71862  
22h  
23h  
24h  
25h  
26h  
27h  
28h  
29~2Fh  
30~4Fh  
RO  
RO  
RO  
RO  
RO  
RO  
RO  
RO  
RO  
--  
--  
--  
--  
--  
--  
--  
FF  
FF  
V2 reading. The unit of reading is 8mV.  
V3 reading. The unit of reading is 8mV.  
V4 reading. The unit of reading is 8mV.  
V5 reading. The unit of reading is 8mV.  
V6 reading. The unit of reading is 8mV.  
VSB3V reading. The unit of reading is 8mV.  
VBAT reading. The unit of reading is 8mV.  
Reserved  
Reserved  
Temperature Setting  
Temperature PME# Enable Register Index 60h  
Bit  
Name  
R/W Default  
Description  
EN_ T3_OVT_PME  
If set this bit to 1, PME# signal will be issued when TEMP3 exceeds OVT  
limit setting.  
0
7
R/W  
R/W  
If set this bit to 1, PME# signal will be issued when TEMP2 exceeds OVT  
0
0
6
EN_ T2_ OVT_PME  
EN_ T1_ OVT_PME  
setting.  
If set this bit to 1, PME# signal will be issued when TEMP1 exceeds OVT  
setting.  
Reserved  
5
4
3
R/W  
R/W  
Reserved  
0
0
EN_ T3_EXC_PME  
If set this bit to 1, PME# signal will be issued when TEMP3 exceeds high  
limit setting.  
If set this bit to 1, PME# signal will be issued when TEMP2 exceeds high  
limit setting.  
If set this bit to 1, PME# signal will be issued when TEMP1 exceeds high  
limit setting.  
Reserved  
R/W  
R/W  
0
0
0
2
EN_ T2_EXC_PME  
EN_ T1_EXC_PME  
1
0
R/W  
R/W  
Reserved  
Temperature Interrupt Status Register Index 61h  
Bit  
Name  
R/W Default  
Description  
A one indicates TEMP3 temperature sensor has exceeded OVT limit or  
0
7
T3_OVT_STS  
R/W  
below the “OVT limit –hysteresis”. Write 1 to clear this bit, write 0 will be  
ignored.  
A one indicates TEMP2 temperature sensor has exceeded OVT limit or  
0
6
T2_OVT _STS  
T1_OVT _STS  
R/W  
below the “OVT limit –hysteresis”. Write 1 to clear this bit, write 0 will be  
ignored.  
A one indicates TEMP1 temperature sensor has exceeded OVT limit or  
below the “OVT limit –hysteresis”. Write 1 to clear this bit, write 0 will be  
ignored.  
Reserved  
0
5
4
3
R/W  
Reserved  
R/W  
R/W  
0
0
A one indicates TEMP3 temperature sensor has exceeded high limit or  
below the “high limit –hysteresis”. Write 1 to clear this bit, write 0 will be  
ignored.  
A one indicates TEMP2 temperature sensor has exceeded high limit or  
below the “high limit –hysteresis” limit. Write 1 to clear this bit, write 0 will  
be ignored.  
A one indicates TEMP1 temperature sensor has exceeded high limit or  
below the “high limit –hysteresis” limit. Write 1 to clear this bit, write 0 will  
be ignored.  
T3_EXC _STS  
T2_EXC _STS  
T1_EXC _STS  
0
0
0
2
R/W  
1
0
R/W  
R/W  
Reserved  
Reserved  
52  
July, 2008  
V.28P  
 复制成功!