MC81F4432
UCONL
UART CONTROL LOW REGISTER
00FDH
7
6
5
4
3
2
1
0
UTP
UTPS URPS URPER
R/W R/W R/W
UCLK
–
–
UCONL
Reset value: 00H
R/W
R/W
R/W
–
–
0: Disable parity-bit auto-generation
1: Enable parity-bit auto-generation
0: Even parity-bit
UART Transmit Parity-bit
Auto-Generation Enable Bit
UTP
UTPS
URPS
URPER
UART Transmit Parity-bit Selection Bit
(for modes 2 and 3 only)
1: Odd parity-bit
UART Receive Parity-bit Selection Bit
(for modes 2 and 3 only)
0: Even parity-bit check
1: Odd parity-bit check
0: No parity-bit error
1: Parity-bit error
UART Receive Parity-bit Error Status Bit
(for modes 2 and 3 only)
00: fxx/8
01: fxx/4
UCLK
UART Clock Selection Bits
10: fxx/2
11: fxx/1
–
bit1 – bit0
Not used for MC81F4x32
UDAT
UART DATA REGISTER
00FEH
Both UART receive and transmit buffers are both accessed via the UDAT register even two buffers
are physically separated. Writing to the UDAT register accesses the transmit buffer; reading the
UDAT register accesses the receive buffer.
7
6
5
4
3
2
1
0
UDAT
One byte register
R/W R/W
Reset value: XXH
R/W
R/W
R/W
R/W
R/W
R/W
A 8-bit data register for UART Rx/Tx data
BRDAT
UART BAUD RATE DATA REGISTER
00FFH
7
6
5
4
3
2
1
0
BRDAT
One byte register
R/W R/W
Reset value: FFH
R/W
R/W
R/W
R/W
R/W
R/W
A 8-bit data register for UART baud rate setting
October 19, 2009 Ver.1.35
151
FINECHIPS [ FINECHIPS ]
