6.2.4
GMAC SERDES & SGMII Interface Usage (Host/
Network)
This section discusses the use of GMAC interfaces for both the network and host side
interfaces n0, n1, h0, h1 when configured to support operation in SERDES or SGMII modes.
The signal SERDES_RREF (ball number U10) is used to set the nominal drive current for the
SERDES output. This signal should be connected through a 1K-1% ohm resistor to VDDS
(1.0V).
For applications that use the SERDES/SGMII interface instead of the GMII/TBI interface,
the control pins and clock pins for the unused interface may be connected through pull-
down or pull-up resistors. Unused bus input pins may be terminated with pull-up or pull-
down resistors. Unused bus output pins may be left unconnected.
6.2.4.1
GMAC SERDES & SGMII Pin Mappings (Host /Network)
Table 6-12. 4450 SERDES and SGMII MAC/PHY modes pin mappings
Pin Name
MAC-SERDES
PHY-SERDES
MAC-SGMII
SGMII Signal
refclk_p
PHY-SGMII
SGMII Signal
refclk_p
SERDES Signal I/O
SERDES Signal I/O
I/O
in
I/O
in
srefclk_p
refclk_p
in
refclk_p
in
srefclk_n
refclk_n
in
refclk_n
in
refclk_n
in
refclk_n
in
xx_bus1_p
xx_bus1_n
xx_bus0_p
xx_bus0_n
xx_rxd_p
xx_rxd_n
xx_txd_p
xx_txd_n
in
xx_txd_p
xx_txd_n
xx_rxd_p
xx_rxd_n
in
xx_rxd_p
xx_rxd_n
xx_txd_p
xx_txd_n
in
xx_txd_p
xx_txd_n
xx_rxd_p
xx_rxd_n
in
in
in
in
in
out
out
out
out
out
out
out
out
Note
xx = n0, n1, h0 or h1
4450 – Data Sheet, DS-0131-06
Page48
Hifn Confidential