6.2.1.1
GMAC GMII/TBI Pin Mappings (Host-side Only)
Table 6-3 contains five columns for the signal names and mapping for GMII and TBI mode.
The leftmost column contains the 4450 pin name, and the next four columns contain the
functional signal name, based on whether the port is defined as GMII or TBI, and whether
the port functions as a MAC or a PHY device. For each port, Table 6-3 maps the 4450 pin
names to the signal functions depending on the settings of the host_config[2:0] pins
illustrated in Table 6-1.
Please note in Table 6-3 that the directions of the data and control signals associated with
the terms “receive” and “transmit” depend on whether the port is a MAC or a PHY. For
example, “receive” relates to data and control signals that are outputs on the PHY and
inputs on the MAC. And “transmit” relates to data and control signals that are inputs on the
PHY and outputs on the MAC. For the clocks, in MII mode both receive and transmit clocks
are PHY driven. In GMII mode, the receive and transmit clocks are source driven. In TBI
mode, the two receive clocks are shared with the MII receive and transmit clocks, which
are both PHY driven; and the TBI transmit clock is shared with the GMII transmit clock.
In addition to the four GMII/TBI operating modes for each host port, there are two ports
indicated by “hx_” in Table 6-3, host-side port 0 (“hx” = “h0”), and host-side port 1 (“hx”
= “h1”).
Table 6-3. 4450 GMII/TBI MAC/PHY modes pin mappings (Host Side Only)
Pin Name
MAC-GMII
MAC-TBI
TBI Signal
n/a
PHY-GMII
GMII Signal
hx_col
PHY-TBI
GMII Signal I/O
I/O
in
I/O
NC
NC
out
in
TBI Signal
n/a
I/O
NC
NC
out
in
hx_ctrl_1
hx_col
in
hx_ctrl_0
hx_crs
in
hx_sigdet
hx_txpmaclk
hx_rxpmaclk1
hx_rxpmaclk0
hx_rxd9
in
hx_crs
hx_sigdet
hx_rxpmaclk
hx_txpmaclk
hx_rxpmaclk0
hx_txd9
hx_clk_2
hx_gtxclk
hx_rxclk
hx_txclk
hx_rxer
hx_rxdv
out
in
out
in
hx_rxclk
hx_gtxclk
hx_txclk
hx_txer
hx_clk_1
hx_clk_0
in
in
out
in
out
in
hx_bus1[9}
hx_bus1[8}
hx_bus1_[7:0]
in
in
in
hx_rxd8
in
hx_txen
in
hx_txd8
in
hx_rxd[7:0 in
]
hx_rxd[7:0]
in
hx_txd[7:0]
in
hx_txd[7:0]
in
hx_bus0[9}
hx_bus0[8]
hx_bus0[7:0]
hx_txer
hx_txen
out
out
hx_txd9
out
out
out
hx_rxer
out
out
out
hx_rxd9
out
out
out
hx_txd8
hx_rxdv
hx_rxd8
hx_txd[7:0 out
]
hx_txd[7:0]
hx_rxd[7:0]
hx_rxd[7:0]
Note
hx = h0 or h1
Table 6-6 provides the functional signal names and mapping for the Network and Host
ports if it is desired to run in RGMII/RTBI mode.
4450 – Data Sheet, DS-0131-06
Page34
Hifn Confidential
EXAR [ EXAR CORPORATION ]
