ESMT
M12L128324A
Operation temperature condition -40°C~85°C
Mode Register Set Cycle
Auto Refresh Cycle
0
1
2
3
4
5
6
0
1
2
3
4
5
6
7
8
9
10
C L O C K
C K E
H I G H
H I G H
C S
* N o t e 2
tR C
R A S
* N o t e 1
* N o t e 3
C A S
A D D R
R a
Key
H I - Z
H I - Z
D Q
W E
D Q M
New
Com man d
M R S
New C om m an d
:D on' t C ar e
Auto Ref res h
All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.
MODE REGISTER SET CYCLE
*Note : 1. CS , RAS , CAS , & WE activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new RAS activation.
3. Please refer to Mode Register Set table.
Elite Semiconductor Memory Technology Inc.
Publication Date: Feb. 2006
Revision: 1.1 46/49
ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
