欢迎访问ic37.com |
会员登录 免费注册
发布采购

M12L16161A-7TIG2Q 参数 Datasheet PDF下载

M12L16161A-7TIG2Q图片预览
型号: M12L16161A-7TIG2Q
PDF下载: 下载PDF文件 查看货源
内容描述: [Synchronous DRAM, 1MX16, 6ns, CMOS, PDSO50, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-50]
分类和应用: 动态存储器光电二极管内存集成电路
文件页数/大小: 28 页 / 706 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第1页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第2页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第3页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第5页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第6页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第7页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第8页浏览型号M12L16161A-7TIG2Q的Datasheet PDF文件第9页  
ESMT
DC CHARACTERISTICS
M12L16161A (2Q)
Operation Temperature Condition -40
°
C~85
°
C
(Recommended operating condition unless otherwise noted, T
A
= -40 to 85
°C
V
IH
(min)/V
IL
(max)=2.0V/0.8V)
Parameter
Operating Current
(One Bank Active)
Precharge Standby
Current in power-down
mode
Precharge Standby
Current in non
power-down mode
Symbol
Test Condition
CAS
Latency
Version
-5
100
2
2
25
mA
-7
80
Unit Note
I
CC1
I
CC2P
I
CC2PS
I
CC2N
Burst Length = 1
t
RC
t
RC
(min), t
CC
t
CC
(min), I
OL
= 0mA
CKE
V
IL
(max), t
CC
=15ns
CKE
V
IL
(max), CLK
V
IL
(max), t
CC
=
CKE
V
IH
(min), CS
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 30ns
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable
CKE
V
IL
(max), t
CC
=15ns
CKE
V
IL
(max), CLK
V
IL
(max), t
CC
=
CKE
V
IH
(min), CS
V
IH
(min), t
CC
=15ns
Input signals are changed one time during 2clks
All other pins
V
DD
-0.2V or
0.2V
CKE
V
IH
(min), CLK
V
IL
(max), t
CC
=
Input signals are stable
I
OL
= 0mA, Page Burst
All Band Activated, t
CCD
= t
CCD
(min)
t
RFC
t
RFC
(min)
CKE
0.2V
3
2
mA
1
mA
I
CC2NS
Active Standby Current
in power-down mode
Active Standby Current
in non power-down
mode
(One Bank Active)
I
CC3P
I
CC3PS
10
10
10
mA
mA
I
CC3N
25
mA
I
CC3NS
I
CC4
10
100
100
100
1
80
80
80
mA
Operating Current
(Burst Mode)
Refresh Current
Self Refresh Current
mA
mA
mA
1
2
I
CC5
I
CC6
Note:
1.Measured with outputs open. Addresses are changed only one time during t
CC
(min).
2.Refresh period is 32ms. Addresses are changed only one time during t
CC
(min).
Elite Semiconductor Memory Technology Inc.
Publication Date
:
Feb. 2012
Revision
:
1.0
4/28