欢迎访问ic37.com |
会员登录 免费注册
发布采购

F25L08QA-50PG2S 参数 Datasheet PDF下载

F25L08QA-50PG2S图片预览
型号: F25L08QA-50PG2S
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash, 8MX1, PDSO8, 0.150 INCH, 1.27 MM PITCH, ROHS COMPLIANT, SOIC-8]
分类和应用: 时钟光电二极管内存集成电路
文件页数/大小: 43 页 / 355 K
品牌: ESMT [ ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC. ]
 浏览型号F25L08QA-50PG2S的Datasheet PDF文件第33页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第34页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第35页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第36页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第38页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第39页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第40页浏览型号F25L08QA-50PG2S的Datasheet PDF文件第41页  
ESMT  
F25L08QA (2S)  
VDD  
VDD (max)  
Program, Erase and Write command is ignored  
CE must track VDD  
VDD (min)  
Read command  
is allowed  
T
VSL  
Device is fully  
accessible  
Reset  
State  
VWI  
T
PUW  
Time  
Figure 33: Power-Up Timing Diagram  
Table 16: Power-Up Timing and VWI Threshold  
Unit  
Parameter  
Symbol  
Min.  
10  
1
Max.  
TVSL  
TPUW  
VWI  
us  
ms  
V
VDD(min) to CE low  
Time Delay before Write instruction  
10  
Write Inhibit Threshold Voltage  
1
2.5  
Note: These parameters are characterized only.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Nov. 2013  
Revision: 1.2 37/43  
 复制成功!