欢迎访问ic37.com |
会员登录 免费注册
发布采购

S1D15E06D03E000 参数 Datasheet PDF下载

S1D15E06D03E000图片预览
型号: S1D15E06D03E000
PDF下载: 下载PDF文件 查看货源
内容描述: 直接RAM的数据显示由显示数据RAM [Direct RAM data display by display data RAM]
分类和应用:
文件页数/大小: 74 页 / 668 K
品牌: EPSON [ EPSON COMPANY ]
 浏览型号S1D15E06D03E000的Datasheet PDF文件第65页浏览型号S1D15E06D03E000的Datasheet PDF文件第66页浏览型号S1D15E06D03E000的Datasheet PDF文件第67页浏览型号S1D15E06D03E000的Datasheet PDF文件第68页浏览型号S1D15E06D03E000的Datasheet PDF文件第70页浏览型号S1D15E06D03E000的Datasheet PDF文件第71页浏览型号S1D15E06D03E000的Datasheet PDF文件第72页浏览型号S1D15E06D03E000的Datasheet PDF文件第73页  
S1D15E06 Series  
11. MPU INTERFACE (Reference Example)  
The S1D15E06 series can be connected to the 80 series MPU and 68 series MPU. Use of a serial interface allows  
operation with a smaller number of signal lines.  
You can expand the display area using the S1D15E06 series as a multi-chip. In this case, the IC to be accesses can be  
selected individually by the chip select signal. After initialization by the RES pin, each input terminal of the S1D15E06  
series must be placed under normal control.  
(1) 80 series MPU  
V
DD  
V
CC  
VDD  
C86  
P/S  
A0  
A0  
A1 to A7  
IORQ  
CS1  
CS2  
Decoder  
RESET  
D0 to D7  
RD  
D0 to D7  
RD  
WR  
RES  
WR  
RES  
GND  
VSS  
VSS  
Fig. 11.1  
(2) 68 series MPU  
VDD  
V
CC  
VDD  
C86  
P/S  
A0  
A0  
A1 to A15  
VMA  
CS1  
CS2  
Decoder  
RESET  
D0 to D7  
E
D0 to D7  
E
R/W  
R/W  
RES  
RES  
GND  
VSS  
VSS  
Fig. 11.2  
(3) Serial interface  
V
DD  
V
CC  
VDD  
C86  
A0  
A0  
VDD or VSS  
CS1  
CS2  
A1 to A7  
Decoder  
RESET  
Port 1  
Port 2  
RES  
SI  
SCL  
RES  
P/S  
GND  
V
SS  
V
SS  
Fig. 11.3  
66  
EPSON  
Rev. 2.1  
 复制成功!