欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM482M3244VBC-8FE 参数 Datasheet PDF下载

EM482M3244VBC-8FE图片预览
型号: EM482M3244VBC-8FE
PDF下载: 下载PDF文件 查看货源
内容描述: 256MB ( 2M × 4Bank × 32 )同步DRAM [256Mb (2M】4Bank】32) Synchronous DRAM]
分类和应用: 动态存储器
文件页数/大小: 19 页 / 1127 K
品牌: EOREX [ EOREX CORPORATION ]
 浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第8页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第9页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第10页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第11页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第13页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第14页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第15页浏览型号EM482M3244VBC-8FE的Datasheet PDF文件第16页  
eorex  
Preliminary  
EM488M3244VBC  
Extended Mode Register Set ( EMRS )  
The Extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA1 ( The  
SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register. )  
The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is  
written in the extended mode register. The mode register contents can be changed using the same  
command and clock cycle requirements during operation as long as all banks are in the idle state.  
BA1 BA0  
A11  
0
A10  
0
A9  
0
A8  
0
A7  
0
A6  
A5  
A4  
0
A3  
0
A2  
A1  
A0  
1
0
DS  
PASR  
Self Refresh Coverage  
All Banks  
A2 A1 A0  
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
Two Banks (BA1=0)  
One Bank (BA0=BA1=0)  
Reserved  
Reserved  
Half of One Bank (BA0=BA1=0 ,Row Address MSB=0)  
Quarter of One Bank (BA0=BA1=0 ,Row Address 2 MSB=0)  
Reserved  
Driver Strength  
full  
A6  
0
A5  
0
1/2 Strength  
1/4 Strength  
Reserved  
0
1
1
0
1
1
BA1  
MRS  
0
1
Normal  
EMRS  
May. 2007  
www.eorex.com  
12/19  
 复制成功!