欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM47FM3288SBB 参数 Datasheet PDF下载

EM47FM3288SBB图片预览
型号: EM47FM3288SBB
PDF下载: 下载PDF文件 查看货源
内容描述: 16GB ( 64mA的?? 8Bankà ?? 32 ),双数据速率3 SDRAM堆叠 [16Gb (64M×8Bank×32) Double DATA RATE 3 Stack SDRAM]
分类和应用: 动态存储器
文件页数/大小: 41 页 / 1147 K
品牌: EOREX [ EOREX CORPORATION ]
 浏览型号EM47FM3288SBB的Datasheet PDF文件第16页浏览型号EM47FM3288SBB的Datasheet PDF文件第17页浏览型号EM47FM3288SBB的Datasheet PDF文件第18页浏览型号EM47FM3288SBB的Datasheet PDF文件第19页浏览型号EM47FM3288SBB的Datasheet PDF文件第21页浏览型号EM47FM3288SBB的Datasheet PDF文件第22页浏览型号EM47FM3288SBB的Datasheet PDF文件第23页浏览型号EM47FM3288SBB的Datasheet PDF文件第24页  
EM47FM3288SBB  
AC Operating Test Characteristics  
(VDD, VDDQ=1.5V±0.075V)  
-125  
(DDR3-1600)  
-150  
(DDR3-1333)  
Speed Bin  
Symbol  
Units Notes  
CL-nRCD-nRP  
11-11-11  
9-9-9  
Parameter  
Min.  
Max.  
Min.  
Max.  
-
DQS falling edge hold time from  
tCK  
(avg)  
tDSH  
0.18  
-
0.2  
29  
rising CK  
DQS falling edge setup time to rising  
CK  
tCK  
(avg)  
tDSS  
tDQSL  
tQSH  
0.18  
0.45  
0.40  
0.40  
-
0.2  
-
29  
tCK  
(avg)  
DQS input low pulse width  
DQS output high time  
0.55  
0.45  
0.40  
0.40  
0.55  
26,28  
12,13  
12,13  
tCK  
(avg)  
-
-
-
-
tCK  
(avg)  
tQSL  
DQS output low time  
tMRD  
Mode register set command cycle  
4
-
-
-
4
-
-
-
nCK  
ns  
15  
12  
15  
12  
Mode register set command update  
delay  
tMOD  
nCK  
tCK  
(avg)  
tRPRE  
tRPST  
tWPRE  
Read preamble time  
Read postamble time  
Write preamble time  
0.9  
0.3  
0.9  
-
-
-
0.9  
0.3  
0.9  
-
-
-
13,19  
11,13  
1
tCK  
(avg)  
tCK  
(avg)  
tCK  
(avg)  
tWPST  
tWR  
Write postamble time  
Write recovery time  
0.3  
15  
-
-
0.3  
15  
-
-
1
ns  
Auto precharge write recovery +  
precharge time  
tDAL(min)  
tMPRR  
WR + roundup[tRP / tCK(avg)]  
nCK  
Multi purpose register recovery time  
1
7.5  
4
-
-
-
-
-
1
7.5  
4
-
-
-
-
-
nCK  
ns  
22  
18  
tWTR  
Internal write to read command delay  
nCK  
ns  
7.5  
4
7.5  
4
Internal read to precharge command  
delay  
tRTP  
nCK  
Minimum CKE low width for self-  
refresh entry to exit  
tCKE (min)  
+1  
tCKE (min)  
+1  
tCKESR  
tCKSRE  
-
-
nCK  
10  
5
-
-
-
-
10  
5
-
-
-
-
ns  
nCK  
ns  
Valid clock requirement after self-  
refresh entry or power-down entry  
10  
5
10  
5
Valid clock requirement before self-  
refresh exit or power-down exit  
tCKSRX  
nCK  
Jul. 2012  
20/41  
www.eorex.com  
 复制成功!