欢迎访问ic37.com |
会员登录 免费注册
发布采购

EN25QH32-104QIP 参数 Datasheet PDF下载

EN25QH32-104QIP图片预览
型号: EN25QH32-104QIP
PDF下载: 下载PDF文件 查看货源
内容描述: 32兆位串行闪存与4K字节扇区制服 [32 Megabit Serial Flash Memory with 4Kbyte Uniform Sector]
分类和应用: 闪存
文件页数/大小: 63 页 / 1168 K
品牌: EON [ EON SILICON SOLUTION INC. ]
 浏览型号EN25QH32-104QIP的Datasheet PDF文件第8页浏览型号EN25QH32-104QIP的Datasheet PDF文件第9页浏览型号EN25QH32-104QIP的Datasheet PDF文件第10页浏览型号EN25QH32-104QIP的Datasheet PDF文件第11页浏览型号EN25QH32-104QIP的Datasheet PDF文件第13页浏览型号EN25QH32-104QIP的Datasheet PDF文件第14页浏览型号EN25QH32-104QIP的Datasheet PDF文件第15页浏览型号EN25QH32-104QIP的Datasheet PDF文件第16页  
EN25QH32  
Table 3. Protected Area Sizes Sector Organization  
Status Register Content  
Memory Content  
BP3 BP2 BP1 BP0  
Protect Areas  
Addresses  
None  
3F0000h-3FFFFFh 64KB  
3E0000h-3FFFFFh 128KB  
3C0000h-3FFFFFh 256KB  
380000h-3FFFFFh  
300000h-3FFFFFh  
200000h-3FFFFFh  
000000h-3FFFFFh  
None  
000000h-00FFFFh  
000000h-01FFFFh  
000000h-03FFFFh  
000000h-07FFFFh  
000000h-0FFFFFh  
000000h-1FFFFFh  
000000h-3FFFFFh  
Density(KB)  
None  
Portion  
Bit  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
Bit  
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Bit  
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Bit  
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
None  
Block 63  
None  
Upper 1/64  
Upper 2/64  
Upper 4/64  
Upper 8/64  
Upper 16/64  
Upper 32/64  
All  
Block 62 to 63  
Block 60 to 63  
Block 56 to 63  
Block 48 to 63  
Block 32 to 63  
All  
512KB  
1024KB  
2048KB  
4096KB  
None  
None  
Block 0  
None  
64KB  
Lower 1/64  
Lower 2/64  
Lower 4/64  
Lower 8/64  
Lower 16/64  
Lower 32/64  
All  
Block 0 to 1  
Block 0 to 3  
Block 0 to 7  
Block 0 to 15  
Block 0 to 31  
All  
128KB  
256KB  
512KB  
1024KB  
2048KB  
4096KB  
INSTRUCTIONS  
All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial  
Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is  
driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first,  
on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).  
The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction  
code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by  
both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has  
been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed  
(Fast_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Input/Output  
FAST_READ (EBh), Read Status Register (RDSR), Read Information Register (RDIFR) or Release  
from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is  
followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out  
sequence is being shifted out.  
In the case of a Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write  
Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP)  
instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction  
is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock  
pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at  
any time the input byte is not a full byte, nothing will happen and WEL will not be reset.  
In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down  
(RES ) minimum number of bytes specified has to be given, without which, the command will be  
ignored.  
In the case of Page Program, if the number of byte after the command is less than 4 (at least 1  
data byte), it will be ignored too. In the case of SE and BE, exact 24-bit address is a must, any  
less or more will cause the command to be ignored.  
All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase  
cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues  
unaffected.  
This Data Sheet may be revised by subsequent versions  
or modifications due to changes in technical specifications.  
©2004 Eon Silicon Solution, Inc., www.eonssi.com  
12  
Rev. E, Issue Date: 2012/01/30