欢迎访问ic37.com |
会员登录 免费注册
发布采购

EDS5104ABTA-7A 参数 Datasheet PDF下载

EDS5104ABTA-7A图片预览
型号: EDS5104ABTA-7A
PDF下载: 下载PDF文件 查看货源
内容描述: 512M位的SDRAM [512M bits SDRAM]
分类和应用: 动态存储器
文件页数/大小: 52 页 / 558 K
品牌: ELPIDA [ ELPIDA MEMORY ]
 浏览型号EDS5104ABTA-7A的Datasheet PDF文件第1页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第2页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第3页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第4页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第6页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第7页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第8页浏览型号EDS5104ABTA-7A的Datasheet PDF文件第9页  
EDS5104ABTA, EDS5108ABTA, EDS5116ABTA  
DC Characteristics 1 (TA = 0 to +70°C, VDD, VDDQ = 3.3V 0.3V, VSS, VSSQ = 0V)  
Parameter  
max.  
/CAS latency  
Symbol  
ICC1  
Grade  
× 4  
× 8  
× 16  
Unit  
mA  
Test condition  
Notes  
1, 2, 3  
-6B,-7A 160  
-75  
165  
145  
175  
155  
Burst length = 1  
tRC = tRC (min.)  
Operating current  
140  
Standby current in power  
down  
CKE = VIL,  
tCK = tCK (min.)  
ICC2P  
ICC2PS  
ICC2N  
3
3
2
3
2
mA  
mA  
mA  
6
7
4
Standby current in power  
down (input signal stable)  
2
CKE = VIL, tCK = ∞  
Standby current in non  
power down  
-6B  
30  
30  
25  
30  
25  
CKE, /CS = VIH,  
tCK = tCK (min.)  
-7A, -75 25  
Standby current in non  
power down (input signal ICC2NS  
stable)  
Active standby current in  
power down  
CKE = VIH, tCK = ,  
/CS = VIH  
9
9
4
3
9
4
3
mA  
mA  
mA  
mA  
mA  
8
CKE = VIL,  
tCK = tCK (min.)  
ICC3P  
4
3
1, 2, 6  
2, 7  
Active standby current in  
power down (input signal ICC3PS  
stable)  
CKE = VIL, tCK = ∞  
Active standby current in  
non power down  
-6B  
45  
45  
40  
45  
40  
CKE, /CS = VIH,  
tCK = tCK (min.)  
ICC3N  
1, 2, 4  
2, 8  
-7A, -75 40  
Active standby current in  
non power down (input  
signal stable)  
CKE = VIH, tCK = ,  
/CS = VIH  
ICC3NS  
20  
20  
20  
-6B  
-7A, -75 130  
160  
170  
140  
190  
160  
Burst operating current  
Refresh current  
ICC4  
ICC5  
ICC6  
mA  
mA  
mA  
tCK = tCK (min.), BL = 4 1, 2, 5  
-6B,-7A 320  
-75  
320  
280  
320  
280  
tRC = tRC (min.)  
3
280  
VIH VDD – 0.2V  
VIL 0.2V  
Self refresh current  
4
4
4
Notes: 1. ICC depends on output load condition when the device is selected. ICC (max.) is specified at the output  
open condition.  
2. One bank operation.  
3. Input signals are changed once per one clock.  
4. Input signals are changed once per two clocks.  
5. Input signals are changed once per four clocks.  
6. After power down mode, CLK operating current.  
7. After power down mode, no CLK operating current.  
8. Input signals are VIH or VIL fixed.  
DC Characteristics 2 (TA = 0 to +70°C, VDD, VDDQ = 3.3V 0.3V, VSS, VSSQ = 0V)  
Parameter  
Symbol  
ILI  
min.  
–1  
max.  
1
Unit  
µA  
µA  
V
Test condition  
Notes  
Input leakage current  
Output leakage current  
Output high voltage  
Output low voltage  
0 VIN VDD  
ILO  
–1.5  
2.4  
1.5  
0 VOUT VDD, DQ = disable  
IOH = –4 mA  
VOH  
VOL  
0.4  
V
IOL = 4 mA  
Preliminary Data Sheet E0250E10 (Ver. 1.0)  
5
 复制成功!